Xtium-CLHS PX8[™]

User's Manual Edition 1.10



sensors | cameras | frame grabbers | processors | software | vision solutions





P/N: OC-Y8HM-PUSR0 www.teledynedalsa.com

NOTICE

© 2016 Teledyne DALSA, Inc. All rights reserved.

This document may not be reproduced nor transmitted in any form or by any means, either electronic or mechanical, without the express written permission of TELEDYNE DALSA. Every effort is made to ensure the information in this manual is accurate and reliable. Use of the products described herein is understood to be at the user's risk. TELEDYNE DALSA assumes no liability whatsoever for the use of the products detailed in this document and reserves the right to make changes in specifications at any time and without notice.

All other trademarks or intellectual property mentioned herein belongs to their respective owners.

Edition 1.10 released August 22, 2016

Document Number: OC-Y8HM-PUSR0 Printed in Canada

About Teledyne DALSA

Teledyne DALSA is an international high performance semiconductor and electronics company that designs, develops, manufactures, and markets digital imaging products and solutions, in addition to providing wafer foundry services.

Teledyne DALSA Digital Imaging offers the widest range of machine vision components in the world. From industry-leading image sensors through powerful and sophisticated cameras, frame grabbers, vision processors and software to easy-to-use vision appliances and custom vision modules.

Contents

OVERVIEW	7
PRODUCT PART NUMBERS	7
ABOUT THE XTIUM-CLHS PX8 FRAME GRABBER	8
Series Key Features	8
User Programmable Configurations	8
ACUPlus: Acquisition Control Unit	8
DTE: Intelligent Data Transfer Engine	9
PCI Express x8 Gen2 Interface	9
Advanced Controls Overview	9
DEVELOPMENT SOFTWARE OVERVIEW	10
Sapera++ LT Library	10
Sapera Processing Library	10
INSTALLING XTIUM-CLHS PX8	11
WARNING! (GROUNDING INSTRUCTIONS)	11
INSTALLATION	11
Hardware Installation	11
Multi-board Data Forwarding Hardware Setup	11
Multi-board Sync & I/O Setup	11
Sapera LT Library & Xtium-CLHS PX8 Driver Installation	12
Xtium-CLHS PX8 Firmware Loader	12
Firmware Update: Automatic Mode	12
Firmware Update: Manual Mode	13
Executing the Firmware Loader from the Start Menu	13
REQUIREMENTS FOR A SILENT INSTALL	14
Silent Mode Installation	14
Creating a Response File	14 14
Running a Silent Mode Installation Silent Mode Uninstall	14
Creating a Response File	15
Running a Silent Mode Uninstall	15
Silent Mode Installation Return Code	15
Installation Setup with CorAppLauncher.exe	15
Custom Driver Installation using install.ini	16
Creating the install.ini File	16
Run the Installation using install.ini	16
UPGRADING SAPERA OR BOARD DRIVER	17
Board Driver Upgrade Only	17
Upgrading both Sapera and Board Driver	17
DISPLAYING XTIUM-CLHS PX8 BOARD INFORMATION	18
Device Manager – Board Viewer	18
Information Field Description	18
CONFIGURING SAPERA	20
Viewing Installed Sapera Servers	20
Increasing Contiguous Memory for Sapera Resources	20
Contiguous Memory for Sapera Messaging	21
TROUBLESHOOTING PROBLEMS	22
Overview	22
PROBLEM TYPE SUMMARY	22
First Step: Check the Status LED	22
Possible Installation Problems	22

Possible Functional Problems	23
TROUBLESHOOTING PROCEDURES	23
Diagnostic Tool Overview	23
Diagnostic Tool Main Window	23
Diagnostic Tool Self-Test Window	25
Camera Input Eye Diagram Monitor	25
Diagnostic Tool Live Monitoring Window	26
Checking for PCI Bus Conflicts	26
Windows Device Manager	28
BSOD (blue screen) Following a Board Reset	28
Sapera and Hardware Windows Drivers	28
Recovering from a Firmware Update Error	29
Driver Information via the Device Manager Program	29
Teledyne DALSA Log Viewer	30
On-board Image Memory Requirements for Acquisitions	30
Symptoms: CamExpert Detects no Boards	30
Troubleshooting Procedure	30
Symptoms: Xtium-CLHS PX8 Does Not Grab	31
Symptoms: Card grabs black	31
Symptoms: Card acquisition bandwidth is less than expected	32
	02
CAMEXPERT QUICK START	33
INTERFACING CLHS CAMERAS WITH CAMEXPERT	33
CamExpert Example with a Monochrome Camera	33
CAMEXPERT DEMONSTRATION AND TEST TOOLS	35
Camera Types & Files	35
Overview of Sapera Acquisition Parameter Files (*.ccf or *.cca/*.cvi)	35
Saving a Camera File	36
Camera Interfacing Check List	36
SAPERA DEMO APPLICATIONS	37
GRAB DEMO OVERVIEW	37
Using the Grab Demo	37
XTIUM-CLHS PX8 REFERENCE	39
BLOCK DIAGRAM	39
XTIUM-CLHS FLOW DIAGRAM	40
CLHS CAMERA IMPLEMENTATION	42
LINE TRIGGER SOURCE SELECTION FOR LINE SCAN APPLICATIONS	42
CORACO_PRM_EXT_LINE_TRIGGER_SOURCE – Parameter Values Specific	
the Xtium-CLHS PX8	43
Shaft Encoder Interface Timing	43
VIRTUAL FRAME TRIGGER FOR LINE SCAN CAMERAS	45
Synchronization Signals for a 10 Line Virtual Frame	45
SAPERA ACQUISITION METHODS	47
TRIGGER TO IMAGE RELIABILITY	47
Supported Events and Transfer Methods	47
Acquisition Events	47
Trigger Signal Validity	49
Supported Transfer Cycling Methods	49
OUTPUT LUT AVAILABILITY	50
XTIUM-CLHS PX8 SUPPORTED PARAMETERS	
XTIUM-CLHS PX8 SUPPORTED PARAMETERS Camera Related Capabilities	51
Camera Related Capabilities	51 <i>51</i>
Camera Related Capabilities Camera Related Parameters	51 51 51
Camera Related Capabilities Camera Related Parameters VIC Related Parameters	51 51 51 52
Camera Related Capabilities Camera Related Parameters	51 51 51

General Outputs #1: Related Parameters (for GIO Module #0)	57
General Inputs #1: Related Capabilities (for GIO Module #1)	58
General Inputs #1: Related Parameters (for GIO Module #1)	58
Bidirectional General I/Os: Related Capabilities (for GIO Module #2)	58
Bidirectional General I/Os: Related Parameters (for GIO Module #2)	58
SAPERA SERVERS AND RESOURCES	59
WINDOWS EMBEDDED 7 INSTALLATION	60
 TECHNICAL SPECIFICATIONS XTIUM-CLHS PX8 BOARD SPECIFICATIONS HOST SYSTEM REQUIREMENTS EMI CERTIFICATIONS CONNECTOR AND SWITCH LOCATIONS CONNECTOR AND SWITCH LOCATIONS Xtium-CLHS PX8 BOARD Layout Drawing CONNECTOR AND SWITCH SPECIFICATIONS Xtium-CLHS PX8 BOARD Acket Detail Data Forwarding Setup Connecting to Dual Output CLHS Camera Status LEDs Functional Descriptions D1: Boot-up/PCIe Status LED D3: Camera Link HS Status LED (when a camera is connected) D3: Camera Link HS Status LED (as Data Forwarding receiver) D6: Data Forwarding Connector J3: Camera Link HS Connector J3: Camera Link Status LED J2: Data Forwarding Connector (Female DH60-27P) J4: Internal I/O Signals Connector (Female DH60-27P) J4: Internal I/O Signals Connector (Female DH60-27P) J4: Internal I/O Signals Connector (Se-pin SHF-113-01-L-D-RA) Note 1: General Inputs / External Drivers to General Inputs on J1 External I/O Signals Connecting External Drivers to General Inputs on J1 External Driver Electrical Requirements Note 2: General Outputs /Strobe Output Specifications Block Diagram: Connecting External Receivers to the General Outputs External Receiver Electrical Requirements Note 3: 1. Interfacing to a TIL (also called Push-Pull) Output Note 3.4: Interfacing to an Open Collector Output J5: Multi-Board Sync / Bi-directional General I/OS Hardware Preparation Configuration via Sapera Application Programming <	61 61 62 63 64 64 65 66 68 69 69 70 70 71 71 72 74 75 76 77 78 80 80 81 82 83 85 85 86 87
CAMERA LINK HS INTERFACE	88
CAMERA LINK HS OVERVIEW	88
Rights and Trademarks	<i>88</i>

CONTACT INFORMATION

SALES INFORMATION TECHNICAL SUPPORT

INDEX

89 89

90

89

Tables

Figure 1: Automatic Firmware Update	12
Figure 2: Manual Firmware Update	13
Figure 3: Create an install.ini File	16
Figure 4: Board Information via Device Manager	18
Figure 5: User Interface GIOs Reservation	19
Figure 6: GIOs Default Input Level	19
Figure 7: Open Interface GIOs Reservation	20
Figure 8: PCI Diagnostic Program	27
Figure 9: PCI Diagnostic Program – PCI bus info	27
Figure 10: Using Windows Device Manager	28
Figure 11: Board Firmware Version	29
Figure 12: CamExpert Program	33
Figure 13: Xtium-CLHS PX8 Block Diagram	39
Figure 14: Xtium-CLHS Flow Diagram	40
Figure 15:CLHS Camera Interface	42
Figure 16: Encoder Input with Pulse-drop Counter	44
Figure 17: Using Shaft Encoder Direction Parameter	44
Figure 18: Synchronization Signals for a 10 Line Virtual Frame	46
Figure 19: EMI Certifications	63
Figure 20: Board Layout	64
Figure 21: End Bracket Details	65
Figure 22: Data Forwarding Block Diagram	67
Figure 23: Dual Camera Output Connection Block Diagram	68
Figure 24: General Inputs Electrical Diagram	72
Figure 25: External Trigger Input Validation & Delay	73
Figure 26:External Signals Connection Diagram	74
Figure 27: General Outputs Electrical Diagram	75
Figure 28:Output Signals Connection Diagram	76
Figure 29: RS-422 Shaft Encoder Input Electrical Diagram	77
Figure 30:External RS-422 Signals Connection Diagram	78
Figure 31: Interfacing TTL to RS-422 Shaft Encoder Inputs	78
Figure 32: DH60-27P Cable No. OR-YXCC-27BE2M1 Detail	83
Figure 33: Photo of cable OR-YXCC-27BE2M1	83
Figure 34: I/O Cable #OR-YXCC-TIOF120	85
Figure 35: Photo of cable OR-YXCC-BSYNC40	86
Figure 36: Photo of cable assembly OR-YXCC-PWRY00	87

Figures

Figure 1: Automatic Firmware Update	12
Figure 2: Manual Firmware Update	13
Figure 3: Create an install.ini File	16
Figure 4: Board Information via Device Manager	18
Figure 5: User Interface GIOs Reservation	19
Figure 6: GIOs Default Input Level	19
Figure 7: Open Interface GIOs Reservation	20
Figure 8: PCI Diagnostic Program	27
Figure 9: PCI Diagnostic Program – PCI bus info	27
Figure 10: Using Windows Device Manager	28
Figure 11: Board Firmware Version	29
Figure 12: CamExpert Program	33
Figure 13: Xtium-CLHS PX8 Block Diagram	39
Figure 14: Xtium-CLHS Flow Diagram	40
Figure 15:CLHS Camera Interface	42
Figure 16: Encoder Input with Pulse-drop Counter	44
Figure 17: Using Shaft Encoder Direction Parameter	44
Figure 18: Synchronization Signals for a 10 Line Virtual Frame	46
Figure 19: EMI Certifications	63
Figure 20: Board Layout	64
Figure 21: End Bracket Details	65
Figure 22: Data Forwarding Block Diagram	67
Figure 23: Dual Camera Output Connection Block Diagram	68
Figure 24: General Inputs Electrical Diagram	72
Figure 25: External Trigger Input Validation & Delay	73
Figure 26:External Signals Connection Diagram	74
Figure 27: General Outputs Electrical Diagram	75
Figure 28:Output Signals Connection Diagram	76
Figure 29: RS-422 Shaft Encoder Input Electrical Diagram	77
Figure 30:External RS-422 Signals Connection Diagram	78
Figure 31: Interfacing TTL to RS-422 Shaft Encoder Inputs	78
Figure 32: DH60-27P Cable No. OR-YXCC-27BE2M1 Detail	83
Figure 33: Photo of cable OR-YXCC-27BE2M1	83
Figure 34: I/O Cable #OR-YXCC-TIOF120	85
Figure 35: Photo of cable OR-YXCC-BSYNC40	86
Figure 36: Photo of cable assembly OR-YXCC-PWRY00	87

Overview

Product Part Numbers

Xtium-CLHS PX8 Board

Item	Product Number
Xtium-CLHS PX8	OR-Y8S0-XPX70
For OEM clients, this manual in printed form, is available on request	OC-Y8HM-PUSR0

Table 1: Xtium-CLHS PX8 Board Product Numbers

Xtium-CLHS PX8 Software

Item	Product Number
Sapera LT version 8.20 or later for full feature support (required but sold separately)	OC-SL00-0000000
 Sapera LT: Provides everything needed to build imaging application 	
2. Current Sapera compliant board hardware drivers	
3. Sapera documentation: (compiled HTML help, Adobe Acrobat® (PDF)	
<i>(optional)</i> Sapera Processing Imaging Development Library includes over 600 optimized image-processing routines.	Contact Sales at Teledyne DALSA

Table 2: Xtium-CLHS PX8 Software Product Numbers

Optional Xtium-CLHS PX8 Cables & Accessories

Item	Product Number
DH40-27S cable assembly to blunt end : 6 ft. cable I/O 27 pin Hirose connector to blunt end. This cable assembly connects to J1.	OR-YXCC-27BE2M1
Cable set to connect to J4 Internal I/O Signals connector (J4: 26-pin SHF-113-01-L-D-RA)	see suggested cables
DH40-27S Connector Kit for Custom Wiring: Comprised of a DH40-27S connector plus screw lock housing kit	<u>OR-YXCC-H270000</u>
Cable assembly to connect to J5 (Board Sync)	
Connecting 2 boards Connection 3 or 4 boards	OR-YXCC-BSYNC20 OR-YXCC-BSYNC40
Power interface cable required when supplying power to J1	OR-YXCC-PWRY00
CX4 Cable:	Contact Sales at Teledyne DALSA

Table 3: Xtium-CLHS PX8 Cables & Accessories

About the Xtium-CLHS PX8 Frame Grabber



Series Key Features

- Compliant with Camera Link HS (CLHS) specification version 1.0 (M-Protocol) (visit <u>http://www.visiononline.org/vision-standards.cfm</u> for details on industry standards)
- Supports up to 7 lanes.
- Bit transfer rate of 3.125 Gbps and 5 Gbps.
- The specification defines a device discovery methodology that can be automated and which provides plug and play capability
- Camera Link HS cameras implement GenICam and associated GenCP, thus resulting in ease of use for Teledyne DALSA or third party cameras
- Uses a PCIe x8 Gen2 slot to maximize transfers to host computer buffers
- Acquire from Monochrome and RGB CLHS cameras, both area scan and linescan
- Output lookup tables
- Vertical and Horizontal Flip supported on board
- External Input Triggers and Shaft Encoder inputs, along with Strobe outputs
- Supports Data Forwarding Mode, where camera image data is automatically transferred to one or more Xtium-CLHS boards (each installed in a separate computer), allowing distributed processing of the acquisition.
- Supports Multi-board Sync for trigger events, to simultaneously acquire from multiple cameras.
- Supports a number of acquisition events in compliance with "Teledyne DALSA's Trigger to Image Reliability"
- RoHS compliant

See Technical Specifications for detailed information.

User Programmable Configurations

Use the Xtium-CLHS PX8 firmware loader function in the Teledyne DALSA Device manager utility to select firmware for one of the supported modes. Firmware selection is made either during driver installation or manually later on (see Firmware Update: Manual Mode). Currently there is only one firmware version available:

• Camera Link HS camera (*installation default*): Support for 1 Camera Link HS camera: either monochrome 8/10/12/14/16 bits per pixel or RGB 8 bits per pixel.

ACUPlus: Acquisition Control Unit

ACUPlus consists of a grab controller, one pixel packer, and one time base generator.

ACUPlus acquires variable frame sizes up to 64KB per horizontal line and up to 16 million lines per frame. ACUPlus can also capture an infinite number of lines from a line scan camera without losing a single line of data.

DTE: Intelligent Data Transfer Engine

The Xtium-CLHS PX8 intelligent Data Transfer Engine ensures fast image data transfers between the board and the host computer with zero CPU usage. The DTE provides a high degree of data integrity during continuous image acquisition in a non-real time operating system like Windows. DTE consists of intelligent DMA units with auto-loading Scatter-Gather tables.

PCI Express x8 Gen2 Interface

The Xtium-CLHS PX8 is a universal PCI Express x8 Gen2 board, compliant with the PCI Express 2.0 specification. The Xtium-CLHS PX8 board achieves transfer rates up to 3.4Gbytes/sec. to host memory. Note that performance can be lower depending on PC and/or programmed configuration.

The Xtium-CLHS PX8 board occupies one PCI Express x8 Gen2 expansion slot and one chassis opening.

Important:

- To obtain the maximum transfer rate to host memory, make sure the Xtium-CLHS PX8 is in a computer with a Gen2 slot. The board will work in a Gen1 slot, but only with half the possible transfer performance.
- The system motherboard BIOS should allow setting the PCIe maximum payload size to 256 or higher. Systems with fixed settings of 128 will limit performance for transfers to host memory.
- If the computer only has a PCI Express x16 slot, test directly (use the supplied <u>diagnostic tool</u>) or review the computer documentation to know if the Xtium-CLHS PX8 is supported. Computer motherboards may only support x16 graphic video board products in x16 slots.

Advanced Controls Overview

Visual Indicators

Xtium-CLHS PX8 features 3 LED indicators to facilitate system installation and setup (see <u>Status LEDs Functional Descriptions</u>). These indicators provide visual feedback on the board status and camera status.

External Event Synchronization

Trigger inputs and strobe signals precisely synchronize image captures with external events.

Camera Link HS Communication Port

A single Sapera LT Acquisition Device provides access to the Camera Link HS camera configuration via the board device driver. The communication port presents a seamless interface to access GenICam camera features.

Quadrature Shaft Encoder

An important feature for web scanning applications, the Quadrature Shaft Encoder inputs allow synchronized line captures from external web encoders (see <u>J1- I/O Connector</u>). The Xtium-CLHS PX8 provides a RS-422 input that supports a tick rate of up to 5 MHz.

Development Software Overview

Sapera++ LT Library

Sapera++ LT is a powerful development library for image acquisition and control. Sapera++ LT provides a single API across all current and future Teledyne DALSA hardware. Sapera++ LT delivers a comprehensive feature set including program portability, versatile camera controls, flexible display functionality and management, plus easy to use application development wizards. Applications are developed using either C++ or .NET frameworks.

Sapera++ LT comes bundled with CamExpert, an easy to use camera configuration utility to create new, or modify existing camera configuration files.

Sapera Processing Library

Sapera Processing is a comprehensive set of C++ classes or .NET classes for image processing and analysis. Sapera Processing offers highly optimized tools for image processing, blob analysis, search (pattern recognition), OCR and barcode decoding.

Installing Xtium-CLHS PX8

Warning! (Grounding Instructions)

Static electricity can damage electronic components. Please discharge any static electrical charge by touching a grounded surface, such as the metal computer chassis, before performing any hardware installation. If you do not feel comfortable performing the installation, please consult a qualified computer technician.



Important: Never remove or install any hardware component with the computer power on. Disconnect the power cord from the computer to disable the power standby mode. This prevents the case where some computers unexpectedly power up when a board is installed.

Installation

The installation sequence is as follows:

- Install the board hardware into an available PCI Express x8 Gen2 slot.
- Turn on the computer.
- Install the Sapera LT Development Library or only its 'runtime library'.
- Install the Xtium-CLHS PX8 Sapera board driver.
- Update the board firmware if required.
- Reboot the computer.
- Connect a CLHS camera and test.

Hardware Installation

- Turn the computer off, disconnect the power cord (disables power standby mode), and open the computer chassis to allow access to the expansion slot area.
- Install the Xtium-CLHS PX8 into a free PCI Express x8 Gen2 expansion slot . Note that some computer's x16 slot may support boards such as the Xtium-CLHS PX8, not just display adapters.
- Connect a spare power supply connector to <u>J7</u> when DC power is required on the external signals connector <u>J1/J4</u>. See Power Cable Assembly OR-YXCC-PWRY00 for information about an adapter for older computers.
- Close the computer chassis and turn the computer on.
- Logon to the computer as administrator or with an account that has administrator privileges.
- <u>Connect a CLHS camera</u> to J3 after installing Sapera as described below. Test with <u>CamExpert</u>.

Multi-board Data Forwarding Hardware Setup

• For distributed processing applications, see Data Forwarding Setup for information about data forwarding cabling with one to six Xtium-CLHS boards.

Multi-board Sync & I/O Setup

• For multi-board sync applications, see J5: Multi-Board Sync / Bi-directional General I/Os for information on using two to four Xtium-CLHS boards in one computer.

Sapera LT Library & Xtium-CLHS PX8 Driver Installation

- Insert the Teledyne DALSA Sapera Essential CD-ROM. If **AUTORUN** is enabled on your computer, the installation menu is presented.
- If **AUTORUN** is not enabled, use Windows Explorer and browse to the root directory of the CD-ROM. Execute *autorun.exe* to start the installation menu.
- From the CD Browser menu, select the *Software Installation* menu to install the required Sapera components. Select the Xtium-CLHS PX8 Driver and required Sapera LT package. Click the Next button to cycle through the various board product families.
- If the installation of Sapera and Board Drivers is not done through the CD Browse applet, make sure Sapera LT is installed <u>before</u> Teledyne DALSA board drivers.
- The installation program may prompt to reboot the computer. It is not necessary to reboot the computer between the installation of Sapera LT and the board driver. Simply reboot once all the software and board drivers are installed.
- During the late stages of the installation, the Xtium-CLHS PX8 firmware loader application starts. This is described in detail in the following section.
- If Windows displays any unexpected message concerning the board, power off the system and verify the Xtium-CLHS PX8 is installed in the slot properly. You should also note the board's status LED color and compare it to the defined LED states as described in <u>D1: Boot-up/PCIe</u> <u>Status LED</u>.

Refer to Sapera LT User's Manual for additional details about Sapera LT.

Xtium-CLHS PX8 Firmware Loader

The Device Manager-Firmware Loader program automatically executes at the end of the driver installation and on every subsequent reboot of the computer. It will determine if the Xtium-CLHS PX8 requires a firmware update. If firmware is required, a dialog displays. This dialog also allows the user to load alternative firmware if available for the Xtium-CLHS PX8.

Important: In the rare case of firmware loader errors please see Recovering from a Firmware Update Error.

Firmware Update: Automatic Mode

Click **Automatic** to update the Xtium-CLHS PX8 firmware. The **Xtium-CLHS PX8** currently supports one firmware configuration.

See User Programmable Configurations for details on all supported modes, selected via a manual update of alternative firmware.

With multiple Xtium-CLHS PX8 boards in the system, all are updated with new firmware. If any installed Xtium-CLHS PX8 board installed in a system already has the correct firmware version, an update is not required. In the following screen shot a single Xtium-CLHS PX8 board is installed and ready for a firmware upgrade.

eledyne DALSA Devic	e Manager	1000	
Teledyne DA Version: 3.67	LSA Device Manag	er	
Select "Automatic " to Select " Manual " to u	pdate with a Specific	: Configuration	These careful and the second sec
Device	Serial Number	Configuration	Status
Xtium-CLHS_PX8_1	H0331003	Camera Link HS	Update Required
		Automatic	Manual Cancel

Figure 1: Automatic Firmware Update

Firmware Update: Manual Mode

Select **Manual** mode to load firmware other then the default version or when, in the case of multiple Xtium-CLHS PX8 boards in the same system, if each requires different firmware.

The following figure shows the Device Manager manual firmware screen. Displayed is information on all installed Xtium-CLHS PX8 boards, their serial numbers, and their firmware components.

Do a manual firmware update as follows:

- Select the Xtium-CLHS PX8 to update via the board selection box (if there are multiple boards in the system).
- From the Configuration field drop menu select the firmware version required (typical required or offered to support different CLHS cameras).
- Click on the Start Update button.
- Observe the firmware update progress in the message output window.
- Close the Device manager program when the device reset complete message is shown.

<u>Eile Tools H</u> elp				
Firmware Update Manag	ler		- Internet and the second s	
Start Update Save	e Config file	Load Config File	Same Configuration For All Devices	
Device	Field		Value	
Xtium-CLHS_PX8_1	Ktium-CLHS_FX8_1 Serial Number		H0331003	
Update Firmware 🔽	Device Vers	ion	0x00000000000000	
	ACU/DTE +	PCIe Interface	1.00.01.0104	
	Configuratio	n	Camera Link HS	
	Information		Support for one Camera Link HS camera.	
	Firmware St.	ate	Update Required - ACU/DTE + PCIe Interface:Header is different.:Content is differen	
Device Into Rimw	are Update			
Device Into Firmw	are Update [

Figure 2: Manual Firmware Update

Executing the Firmware Loader from the Start Menu

If required, the Xtium-CLHS PX8 Firmware Loader program is executed via the Windows Start Menu shortcut **Start • Programs • Teledyne DALSA • Xtium-CLHS PX8 Driver • Firmware Update**. A firmware change after installation would be required to select a different configuration mode. See User Programmable Configurations.

Requirements for a Silent Install

Both Sapera LT and the Xtium-CLHS PX8 driver installations share the same installer technology. When the installations of Teledyne DALSA products are embedded within a third party's product installation, the mode can either have user interaction or be completely silent. The following installation mode descriptions apply to both Sapera and the hardware driver.



Note: You must reboot after the installation of Sapera LT. However, to streamline the installation process, Sapera LT can be installed without rebooting before installing the board hardware device drivers. The installations then complete with a single final system reboot.

Perform Teledyne DALSA embedded installations in either of these two ways:

Normal Mode

The default mode is interactive. This is identical to running the setup.exe program manually from Windows (either run from Windows Explorer or the Windows command line).

Silent Mode

This mode requires no user interaction. A preconfigured "response" file provides the user input. The installer displays nothing.

Silent Mode Installation

A Silent Mode installation is recommended when integrating Teledyne DALSA products into your software installation. The silent installation mode allows the device driver installation to proceed without the need for mouse clicks or other input from a user.

Preparing a Silent Mode Installation requires two steps:

- Prepare the response file, which emulates a user.
- Invoke the device driver installer with command options to use the prepared response file.

Creating a Response File

Create the installer response file by performing a device driver installation with a command line switch "-r". The response file is automatically named setup.iss and is saved in the \windows folder. If a specific directory is desired, the switch -f1 is used.

As an example, to save a response file in the same directory as the installation executable of the Xtium-CLHS PX8, the command line would be:

Xtium-CLHS_PX8_1.00.00.0000 -r -f1".\setup.iss"

Running a Silent Mode Installation

A device driver silent installation, whether done alone or within a larger software installation requires the device driver executable and the generated response file setup.iss.

Execute the device driver installer with the following command line:

Xtium-CLHS_PX8_1.00.00.0000 -s -f1".\setup.iss"

Where the -s switch specifies the silent mode and the -f1 switch specifies the location of the response file. In this example, the switch -f1".\setup.iss" specifies that the setup.iss file be in the same folder as the device driver installer.



Note: On Windows 7, 8, and 10, the Windows Security dialog box will appear unless one has already notified Windows to 'Always trust software from "Teledyne DALSA Inc." during a previous installation of a driver.

Silent Mode Uninstall

Similar to a silent installation, a response file must be prepared first as follows.

Creating a Response File

The installer response file is created by performing a device driver un-installation with a command line switch "-r". The response file is automatically named setup_uninstall.iss which is saved in the \windows folder. If a specific directory is desired, the switch "-f1" is used.

As an example, to save a response file in the same directory as the installation executable of the Xtium-CLHS PX8, the command line would be:

Xtium-CLHS_PX8_1.00.00.0000 -r -f1".\setup_uninstall.iss"

Running a Silent Mode Uninstall

Similar to the device driver silent mode installation, the un-installation requires the device driver executable and the generated response file **setupiss**.

Execute the device driver installer with the following command line:

Xtium-CLHS_PX8_1.00.00.0000 -s -f1".\setup_uninstall.iss"

Where the **-s** switch specifies the silent mode and the **-f1** switch specifies the location of the response file. In this example, the switch **-f1**".\setup_uninstall.iss" specifies that the **setup_uninstall.iss** file be in the same folder as the device driver installer.

Silent Mode Installation Return Code

A silent mode installation creates a file "corinstall.ini" in the Windows directory. A section called [SetupResult] contains the 'status' of the installation. A value of **1** indicates that the installation has started and a value of **2** indicates that the installation has terminated.

A silent mode installation also creates a log file "setup.log" which by default is created in the same directory and with the same name (except for the extension) as the response file. The /f2 option enables you to specify an alternative log file location and file name, as in Setup.exe /s /f2"C:\Setup.log".

The "setup.log" file contains three sections. The first section, [InstallShield Silent], identifies the version of InstallShield used in the silent installation. It also identifies the file as a log file. The second section, [Application], identifies the installed application name, version, and the company name. The third section, [ResponseResult], contains the 'ResultCode' indicating whether the silent installation succeeded. A value of **O** means the installation was successful.

Installation Setup with CorAppLauncher.exe

The installation setup can be run with the CorAppLauncher.exe tool provided with the driver.

- Install the board driver and get CorAppLauncher.exe from the \bin directory of the installation.
- When running the installation, CorAppLauncher.exe will return only when the installation is finished.
- When run from within a batch file, obtain the installation exit code from the ERRORLEVEL value.
- The arguments to CorAppLauncher.exe are
 - -I: Launch application

-f: Application to launch. Specify a fully qualified path.

As an example:

- CorAppLauncher –I –f"c:\driver_install\Xtium-CLHS_PX8_1.00.00.0000.exe"
- IF %ERRORLEVEL% NEQ 0 goto launch error

Note: There is a 32-bit and 64-bit version of CorAppLauncher.exe. When installing the driver, only the version related to the OS is installed. However, the 32-bit version is usable on either 32-bit or 64-bit Windows.

Custom Driver Installation using install.ini

Customize the driver installation by parameters defined in the file "install.ini". By using this file, the user can:

- Select the user default configuration.
- Select different configurations for systems with multiple boards.
- Assign a standard Serial COM port to board.

Creating the install.ini File

- Install the driver in the target computer. All Xtium-CLHS PX8 boards required in the system must be installed.
- Configure each board's acquisition firmware using the Teledyne DALSA Device Manager tool (see Device Manager – Board Viewer).
- When each board setup is complete, using the Teledyne DALSA Device Manager tool, click on the Save Config File button. This will create the "install.ini" file.

File <u>I</u> ools <u>H</u> elp			
Firmware Update Manac	ler.		
Start Update Save Config file Load Config File 🔽 Same Configuration For All Devices			
Device	FIEID	Value	
Xtium-CLHS_PX8_1 Update Firmware ☑	Serial Number Device Version	H0331003 0x0000000000000000	1
	ACU/DTE + PCIe Interface	1.00.01.0110	
	Configuration	Camera Link HS Support for one Camera Link HS camera.	3
	Firmware State	Update Not Required	
Device Inta Firmw	arë Updatë		
Device Inta Firmw Dutput	arë Updatë		

Figure 3: Create an install.ini File

Run the Installation using install.ini

Copy the install.ini file into the same directory as the setup installation file. Run the setup installation as normal. The installation will automatically check for an install.ini file and if found, use the configuration defined in it.

Upgrading Sapera or Board Driver

When installing a new version of Sapera or a Teledyne DALSA acquisition board driver in a computer with a previous installation, the current version **must** be un-installed first. Described below are two upgrade situations. Note that if the board is installed in a different slot, the new hardware wizard opens. Answer as instructed in the section Installation.

Board Driver Upgrade Only

Minor upgrades to acquisition board drivers are distributed as ZIP files available in the Teledyne DALSA web site <u>www.teledynedalsa.com/mv/support</u>. Board driver revisions are also available on the next release of the Sapera Essential CD-ROM.

Often minor board driver upgrades do not require a new revision of Sapera. To confirm that the current Sapera version will work with the new board driver:

- Check the new board driver ReadMe file before installing, for information on the minimum Sapera version required.
- If the ReadMe file does not specify the Sapera version required, contact Teledyne DALSA Technical Support (see Technical Support).

To upgrade the board driver only:

- Logon the computer as an administrator or with an account that has administrator privileges.
- In Windows 7, from the start menu select Start Settings Control Panel Programs and Features. Double-Click the Teledyne DALSA Xcelera board driver and click Remove.
- In Windows 8 & Windows 10, just type Control Panel while in the start screen, or click the arrow in the lower left side to bring up the all applications window. Select Programs and Features, then double-click the Teledyne DALSA Xcelera board driver and click **Remove**.
- Install the new board driver. Run **Setup.exe** if installing manually from a downloaded driver file.
- If the new driver is on a Sapera Essential CD-ROM follow the installation procedure described in Sapera LT Library & Xtium-CLHS PX8 Driver Installation.
- **Important**: You cannot install a Teledyne DALSA board driver without Sapera LT installed on the computer.

Upgrading both Sapera and Board Driver

When upgrading both Sapera and the acquisition board driver, follow the procedure described below.

- Logon the computer as an administrator or with an account that has administrator privileges.
- In Windows 7, from the start menu select Start Settings Control Panel Programs and Features. Double-click the Teledyne DALSA Xcelera board driver and click Remove. Follow by also removing the older version of Sapera LT.
- In **Windows 8 & Windows 10**, just type Control Panel while in the start screen, or click the arrow in the lower left side to bring up the all applications window. Select Programs and Features, then double-click the Teledyne DALSA Xcelera board driver and click **Remove**. Follow by also removing the older version of Sapera LT.
- Reboot the computer and logon the computer as an administrator again.
- Install the new versions of Sapera and the board driver as if this was a first time installation. See Sapera LT Library & Xtium-CLHS PX8 Driver Installation for installation procedures.

Displaying Xtium-CLHS PX8 Board Information

The Device Manager program also displays information about the Xtium-CLHS PX8 boards installed in the system. To view board information run the program via the Windows Start Menu shortcut **Start • Programs • Teledyne DALSA • Xtium-CLHS PX8 Device Driver • Device Manager**.

Device Manager – Board Viewer

The following screen image shows the Device Manager program with the Information/Firmware tab active. The left window displays all Teledyne DALSA boards in the system and their individual device components. The right window displays the information stored in the selected board device. This example screen shows the Xtium-CLHS PX8 board information.

Generate the Xtium-CLHS PX8 device manager report file (BoardInfo.txt) by clicking **File** • **Save Device Info**. Teledyne DALSA Technical Support may request this report to aid in troubleshooting installation or operational problems.

Teledyne DALSA Device Manager v:3.71					
<u>F</u> ile <u>T</u> ools <u>H</u> elp					
Device Info Manager					
Program Refresh Reset					
Device Information					
Emme Xtium-CLHS_PX8_1	Field	Value			
Information	Serial Number	H0331003			
ACU/DTE + PCIe Interface	Hardware ID	0x0000000000000000			
Ė Xtium-CLHS_PX8_2	Hardware Configuration	0x000000000000000000000000000000000000			
Information	ECO Number	23895			
ianne Firmware Interface	Video Lanes	7			
	User Interface Outputs	8			
	User Data	[0x00000000000000000000000000000000000			
	User Interface GIOs Reservation	0x0000007			
	User Interface GIOs Default Input Level	24V			
	Open Interface GIOs Reservation	0x0000003			
Device Info Firmware Update	,				
Output					
		A 			
1					

Figure 4: Board Information via Device Manager

Information Field Description

- Serial Number [Read-Only]: Displays the board Serial Number.
- Hardware ID [Read-Only]: This field identifies future hardware changes affecting the operation of the board. Currently there are no such changes.
- Hardware Configuration [Read-Only]: This field states the presence or absence of optional components. Currently there are no optional components available.
- ECO Number [Read]: Indicates the last Engineering Change Order applied to the board.
- Video Lanes [Read-Only]: Indicates the maximum number of video lanes supported by the board. For this board, the value is 7.
- User Interface Outputs [Read-Only]: Number of available user interface outputs on the board. For this board, the value is 8.

- User Data [Read/Write]: This is a 64 byte general purpose user storage area. For information
 on how to read/write this field at the application level, contact Teledyne DALSA Technical
 Support.
- User Interface GIOs Reservation [Read/Write]: Use this field to reserve User Interface GIOs for use by the acquisition module. By default, boards are shipped with User Interface General Inputs 1 & 2 reserved for External Triggers and User Interface General Output 1 reserved for Strobe Output.

Click on the 'Value' field to open the dialog box show below. Disable any GIO reservations that are not required. Click the OK button to update the value field.

er Interface GIOs Re	servation	And in case of	×
Field			-
 External Trigger In External Trigger In Strobe Output #1 			
•[•
0	K.	Cancel	

Figure 5: User Interface GIOs Reservation

 User Interface GIOs Default Input Level [Read/Write]: Use this field to select the default input level of the User Interface GIOs. By default, boards are shipped with inputs set for 24V signaling. Note that the input level can also be modified at the application level.

Click on the 'Value' field to open the drop selection box show below. Select the input signal level detection required.

User Interface GIOs Reservation	0x00000005
User Interface GIOs Default Input Level	TTL
Open Interface GIOs Reservation	171
ECO Number	24V
	RS422

Figure 6: GIOs Default Input Level

• **Open Interface GIOs Reservation** [Read/Write]: Use this field to reserve Open Interface GIOs for use by the acquisition module. By default, boards are shipped with Open Interface GIOs 1 & 2 reserved for Board Sync 1 & 2.

Click on the 'Value' field to open the dialog box show below. Disable any GIO reservations that are not required. Click the OK button to update the value field.

Field					
Board					
Board	Sync #2				
4)
	OK	_	Cancel	1	

Figure 7: Open Interface GIOs Reservation

Configuring Sapera

Viewing Installed Sapera Servers

The Sapera configuration program (**Start • Programs • Teledyne DALSA • Sapera LT • Sapera Configuration**) allows the user to see all available Sapera servers for the installed Sapera-compatible boards. The **System** entry represents the system server. It corresponds to the host machine (your computer) and is the only server that should always be present.

Increasing Contiguous Memory for Sapera Resources

The **Contiguous Memory** section lets the user specify the total amount of contiguous memory (a block of physical memory, occupying consecutive addresses) reserved for the resources needed for **Sapera buffers** allocation and **Sapera messaging**. For both items, the **Requested** value dialog box shows the 'CorMem' driver default memory setting while the **Allocated** value displays the amount of contiguous memory allocated successfully. The default values will generally satisfy the needs of most applications.

The **Sapera buffers** value determines the total amount of contiguous memory reserved at boot time for the allocation of dynamic resources used for frame buffer management such as scattergather list, DMA descriptor tables plus other kernel needs. Adjust this value higher if your application generates any out-of-memory error while allocating host frame buffers or when connecting the buffers via a transfer object. You can approximate the worst-case scenario amount of contiguous memory required as follows:

- Calculate the total amount of host memory used for one frame buffer [number of pixels per line • number of lines • (2 - *if buffer is 10/12/14 or 16 bits*)].
- Provide 200 bytes per frame buffer for Sapera buffer resources.
- Provide 64 bytes per frame buffer for metadata. Memory for this data is reserved in chunks of 64kB blocks.

- Provide 48 bytes per frame buffer for buffer management. Memory for this data is reserved in chunks of 64kB blocks.
- For each frame buffer DMA table, allocate 24 bytes + 8 bytes for each 4kB of buffer. For example, for a 120x50x8 image: 120x50 = 6000 = 1.46 4kB blocks -> roundup to 2 4kB blocks. Therefore 24 bytes + (2 * 8 bytes) = 40 bytes for DMA tables per frame buffer. Memory for this data is reserved in chunks of 64kB blocks. If vertical flipping is enabled, one must add 16 bytes per line per buffer. For example, for an image 4080x3072 image: 16 bytes * 3072 = 49152 bytes.
- Note that Sapera LT reserves the 1st 5MB for its own resources, which includes the 200 bytes per frame buffer mentioned above.
- Test for any memory error when allocating host buffers. Simply use the Buffer menu of the Sapera Grab demo program (see Grab Demo Overview) to allocate the number of host buffers required for your acquisition source. Feel free to test the maximum limit of host buffers possible on your host system – the Sapera Grab demo will not crash when the requested number of host frame buffers is not allocated.
- The following calculation is an example of the amount of contiguous memory to reserve beyond 5MB with 80,000 buffers of 2048x1024x8:
 - a) (80000 * 64 bytes)
 - **b**) (80000 * 48 bytes)
 - c) (80000 * (24 + (((2048*1024)/4kB) * 8))) = 323MB
 - **d**) Total = a (rounded up to nearest 64kB) + b (rounded up to nearest 64kB) + c (rounded up to nearest 64kB).

Host Computer Frame Buffer Memory Limitations

When planning a Sapera application and its host frame buffers used, plus other Sapera memory resources, do not forget the Windows operating system memory needs.

A Sapera application using the preferred *scatter gather buffers* could consume most of the remaining system memory, with a large allocation of frame buffers. If using frame buffers allocated as a *single contiguous memory block*, Windows will limit the allocation dependent on the installed system memory. Use the Buffer menu of the Sapera Grab demo program to allocate host buffer memory until an error message signals the limit allowed by the operating system used.

Contiguous Memory for Sapera Messaging

The current value for **Sapera messaging** determines the total amount of contiguous memory reserved at boot time for messages allocation. This memory space stores arguments when a Sapera function is called. Increase this value if you are using functions with large arguments, such as arrays and experience any memory errors.

Troubleshooting Problems

Overview

The Xtium-CLHS PX8 (and the Xtium family of products) is tested by Teledyne DALSA in a variety of computers. Although unlikely, installation problems may occur due to the constant changing nature of computer equipment and operating systems. This section describes what the user can verify to determine the problem or the checks to make before contacting Teledyne DALSA Technical Support.

If you require help and need to contact Teledyne DALSA Technical Support, make detailed notes on your installation and/or test results for our technical support to review. See Technical Support for contact information.

Problem Type Summary

Xtium-CLHS PX8 problems are either installation types where the board hardware is not recognized on the PCIe bus (i.e. trained), or function errors due to camera connections or bandwidth issues. The following links jump to various topics in this troubleshooting section.

First Step: Check the Status LED

Status LED D1 should be **BLUE** or flashing **BLUE** just after power up. If it remains flashing **RED**, the board firmware did not load correctly. Once the Windows driver is started, LED D1 should be **GREEN** or flashing **GREEN**. If LED D1 remains **BLUE** or flashing **BLUE**, the board is still running from the safe mode load. This could indicate that the normal load in the flash is corrupted or not present.

CLHS Link status is indicated by LED D3 – above the camera connector. The status colors displayed follow industry specifications for Camera Link HS.

The complete status LED descriptions are available in the technical reference section, (see <u>Status LEDs Functional Descriptions</u>).

Possible Installation Problems

- Hardware PCI bus conflict: When a new installation produces PCI bus error messages or the board driver does not install, it is important to verify that there are no conflicts with other PCI or system devices already installed. Use the Teledyne DALSA PCI Diagnostic tool as described in <u>Checking for PCI Bus Conflicts</u>. Also verify the installation via the Windows Device Manager.
- **BSOD (blue screen) following a board reset:** After programming the board with different firmware, the computer displays the BSOD when the board is reset (see BSOD (blue screen) Following a Board Reset).
- Verify Sapera and Board drivers: If there are errors when running applications, confirm that all Sapera and board drivers are running. See Sapera and Hardware Windows Drivers for details. In addition, Teledyne DALSA technical support will ask for the log file of messages by Teledyne DALSA drivers. Follow the instructions describe in Teledyne DALSA Log Viewer.
- Firmware update error: There was an error during the Xtium-CLHS PX8 firmware update procedure. The user can usually easily correct this. Follow the instructions Recovering from a Firmware Update Error.
- Installation went well but the board doesn't work or stopped working. Review these steps described in Symptoms: CamExpert Detects no Boards.

 Using Windows 8/10 Fast Boot option: When adding, removing, or moving boards while the PC is shutdown with the Windows Fast Boot option activated, it is possible that the boards don't get mapped properly on the next reboot of the computer. The driver will detect such a situation and the Device Manager launched at startup will display a message indicating that a reboot is required.

Possible Functional Problems

- Driver Information: Use the Teledyne DALSA device manager program to view information about the installed Xtium-CLHS PX8 board and driver. See Driver Information via the Device Manager Program.
- On-Board Image Memory Requirements: The Xtium-CLHS PX8 on-board memory can provide two frame buffers large enough for most imaging situations. See On-board Image Memory Requirements for Acquisitions for details on the on board memory and possible limitations.

Sometimes the problem symptoms are not the result of an installation issue but due to other system issues. Review the sections described below for solutions to various Xtium-CLHS PX8 functional problems.

- Symptoms: Xtium-CLHS PX8 Does Not Grab
- Symptoms: Card grabs black
- Symptoms: Card acquisition bandwidth is less than expected

Troubleshooting Procedures

The following sections provide information and solutions to possible Xtium-CLHS PX8 installation and functional problems. The previous section of this manual summarizes these topics.

Diagnostic Tool Overview

The Xtium-CLHS PX8 Board Diagnostic Tool provides a quick method to see board status and health. It additionally provides live monitoring of FPGA temperature and voltages, which may help in identifying problems.

Diagnostic Tool Main Window

The main window provides a comprehensive view of the installed Xtium board. Toolbar buttons execute the board self-test function and open a FPGA live status window.

Important parameters include the PCI Express bus transfer supported by the host computer and the internal Xtium FPGA temperature. The bus transfer defines the maximum data rate possible in the computer, while an excessive FPGA temperature may explain erratic acquisitions due to poor computer ventilation.

Generate Report	Execut	e Self-Test	Li	ive FPGA Monito	rs				
Report	🕋 Diagnostic Tool								
	1 🗈 🔹	Ż	TEST	Xtium-CLHS_PX8_1 🔻]				
Save	Grabber Inform	nation	Field/Value		Value	Max		Min	8
Report	Driver Version		1.10.01.0208						
	Serial Number		H0331003	Channel Signa				E. ma	
	PCI Info		Bus #	Integrity	1	F	PCI Slot	Туре	
Computer			Slot # Function #		0				
Slot			Bus Total Lanes		8			Fransfer	
Identification			Bus Bit Transfer Ra	ate	Gen 2		Perfo	rmance	
rachaneadon			Bus Payload Size (I	· · · · · · · · · · · · · · · · · · ·	256				·
	DOT D 1 111 0	(D ()	Bus Request Size (I		512	2426		2004	
	PCIe Bandwidth (N	1B/S)	Achieved Bandwic Maximum Theoret		3424 3750	3436		2881	
FPGA	FPGA Temperature	: ("C)	Measured	acai	51.185	51.06	2	51.062	
Monitors			Recommended			100.0		0.000	
	Voltage Aux (V)		Measured		1.756	1.756		1.756	
			Recommended			1.890		1.710	
	Voltage Int (V)		Measured Recommended		0.992	0.993		0.993 0.970	
			Recommended			1.050		0.970	
	CLHS Lanes Stats								
		CRC Error	Video MSG	Packet Buffer Ove	rflow Rese	end Flag	8b/10b Err	or	_
	Lane 0 (8770800	0	0		0		
	Lane 1 (Lane 2 (8770802	0	0		0		
	Lane 2 (Lane 3 (8770803 8770804	0	0		0		
	Lane 4		8770805	0	0		0		
Sapera &	Lane 5 ()	8770806	0	0		0		
System	Lane 6 ()	8770808	0	0		0		
Monitors									
				Ric	ht Click and R	leset Lane S	Stats		
	System Resource								
		Total (MB/KB)		Free (MB/KB)		Handles	Process	Thread	_
	Physical Memory Page File	8082/8276524 16163/16551188		5649/ 5785288 14091/ 14429552					
	Virtual Memory	8388607/ 8589934	464	8388235/ 858955352	24				
	Total					16942	58	788	
	Sapera Memory								٥
		Free (KB/B)	Used (KB/B)	Free Blocks	Largest Free Block (K	(B/B) Use	d Blocks L	argest Used Block (KB/B	3)
	Message Memory	6143/6291452	0/ 4	2	4079/4177916	1		0/ 4	
	Buffer Memory	204535/209444572	264/ 270628	2	204535/209444472	16		64/ 65536	

Diagnostic Tool Self-Test Window

Click the Start button to initiate the board memory self-test sequence. A healthy board will pass all memory test patterns.


Test List					E	
Test Na	ame		atus	Description		
Test	t Memory Pattern #0	9	PASS	Board Pattern #0 fill with 0		
Test	t Memory Pattern #1	0	PASS	Board Pattern #1 fill with 0xFF		
Test	Memory Pattern #2	0	PASS	Board Pattern #2 fill with FFFFFFF00000000		
Test	t Memory Pattern #3	0	PASS	Board Pattern #3 fill with data == address, data is 64 bits		
Test	t Memory Pattern #4	0	PASS	Board Pattern #4 fill with 0xA5		
Test	Memory Pattern #5	0	PASS	Board Pattern #5 fill with 0x5A		
•				III)		
Output					E	
Туре	Time	Message				
INF	2015/9/3 16:55:59:876	Do Test Memory Pattern	#3			
INF	2015/9/3 16:56:0:141	Get Memory Test Result				
INF	2015/9/3 16:56:3:245	Test Memory pass				
INF	2015/9/3 16:56:3:261	Pass				
INF	2015/9/3 16:56:3:292	***************** Start Test	[Test Memor	y Pattern #4] *************		
INF	2015/9/3 16:56:3:308	Do Test Memory Pattern				
INF	2015/9/3 16:56:3:573	Get Memory Test Result				
INF	2015/9/3 16:56:6:475	Test Memory pass			1	
INF	2015/9/3 16:56:6:490	Pass				
INF	2015/9/3 16:56:6:521	***************** Start Test	:[Test Memor	y Pattern #5] ***********		
INF	2015/9/3 16:56:6:521	Do Test Memory Pattern	Do Test Memory Pattern #5			
INF	2015/9/3 16:56:6:787	Get Memory Test Result				
INF	2015/9/3 16:56:9:641	Test Memory pass				
INF	2015/9/3 16:56:9:641	Pass				

Camera Input Eye Diagram Monitor

Eye Diagrams allow the user to visibly evaluate signal integrity between camera data lanes or between different cable sets. This tool does not provide specific measurements but will help to identify signal noise or jitter issues associated with bad cables or overly long cables.


The screen capture below shows a camera with 7 data lanes, where each digital signal is repetitively sampled and overlaid over itself, showing relative low-high transitions of the differential signal. The blue center area (eye surface) seems similar between each lane, typical for a good cable set.

The closure (collapse or horizontal shortening) of the eye surface would indicate problems such as poor signal to noise, high cable capacitance, multipath interference, among many possible digital transmission faults.



Diagnostic Tool Live Monitoring Window

The three FPGA parameters listed on the main window can also be monitored in real time. Choosing a parameter puts that graph at the top where the user can select the time unit and time range. Clicking the Output button will open a window displaying any error messages associated with that parameter.



Checking for PCI Bus Conflicts

One of the first items to check when there is a problem with any PCI board is to examine the system PCI configuration and ensure that there are no conflicts with other PCI or system devices. The *PCI Diagnostic* program (**cpcidiag.exe**) allows examination of the PCI configuration registers and can save this information to a text file. Run the program via the Windows Start Menu shortcut **Start • Programs • Teledyne DALSA • Sapera LT • Tools • PCI Diagnostics**.

As shown in the following screen image, use the first drop menu to select the PCI device to examine. Select the device from Teledyne DALSA. Note the bus and slot number of the installed board (this will be unique for each system unless systems are setup identically). Click on the **Diagnostic** button to view an analysis of the system PCI configuration space.

Vendor ID 0x11EC Rev. ID 0x00 Latency 0x00 Device ID 0x680 IntLine 0x10 Min Grant 0x00 SubVendID 0x0000 IntPin 0x01 Max Lat. 0x00 SubvystID 0x0000 IntPin 0x01 Max Lat. 0x00 SubvystID 0x0000 Line size 0x10 Class Code 0x0580000 Dx0146 FBB SERR Wait PE VGA MW SpC BM Mem ID Notes 0x0000010 Nutlifun Status FBB SERR Wait PE VGA MW SpC BM Mem ID Notes 0x0000010 Nutlifun Status FBB SERR Wait PE VGA MW SpC BM Mem ID Notes 0x0000010 Nutlifun Status FBB SERR Wait PE VGA MW SpC BM Mem ID Notes 0x0000010 Nutlifun Status PE SE MA TA SA	-			-	_		
Vendor ID 0x11EC Rev. ID 0x00 Latency 0x00 Device ID 0xF80C Inituine 0x10 Min Grant 0x00 SubVendID 0x0000 IntPin 0x01 Max Lat 0x00 SubsystID 0x0000 Line size 0x10 Class Code 0x0580000 0x0000010 Command 0x0146 FBB SERR Wait PE VGA Mw/ SpC BM Mem 0 0x00 Multi-fun Status 0x0146 FBB SERR Wait PE VGA Mw/ SpC BM Mem 0 Multi-fun Status 0x0010 PE SE MA TA SA Tast DPE B2B user 66 MHz BIST BIST capati 0 0xF9000000 to 0xF9FFFFFF Mem Pe 32/bit View Pinary Bus Sa 1 1/0 Pre View Pinary Bus Sa 2 1/0 Pre View Sa			ius 10. slot 0. func	tion 01 🚽	Device enabled	Rescan devi	ices Refrest
Oxide Davide David David David David David David David David David David David David David B-bit David D				_	Hex dump	. 0	
SubVendID DAGE		I I I I I I I I I I I I I I I I I I I	_	0.40	8-bit 0x00	> 0xF80C11E	
SubsystID 0x0000 Line size 0x10 Dlass Code 0x058000 Edit 0x0150 Dd00000000 Command 0x0146 FBB SERR Wait PE VGA MW SpC BM Mem 0 0x000 Multidual Status 0x0146 FBB SERR Wait PE VGA MW SpC BM Mem 0 0x000 Multidual Status 0x0010 PE SE MA TA SA Fast DPE B2B user 66 MHz BIST capate Base address registers 0 0xF90000000 to 0xF9FFFFFF Mem Pre View PCI-PCI bridge Diagon 2 1/0 Pre View PCI-PCI bridge Diagon Sa* 3 1/0 Pre View Second. Bus Sa 4 1/0 Pre View Subod. Bus Birdige Ctrl Div 9 PCie Device Capability Maximum payload size supported (bytes) 512 Link Speed <td></td> <td></td> <td>10</td> <td>0.40</td> <td>0.00</td> <td></td> <td></td>			10	0.40	0.00		
Subsystic Dx0000 Line size Dx01 Line size Dx01 Line size Dx01 Line size Dx00 Multi-fun Command Dx0146 FBB SERR Wait PE VGA MW SpC BM Mem D0 Dx000 Multi-fun Status Dx0010 PE SE MA TA SA Fast DPE B2B user 66 MHz Dx00 BIST capable Base address registers Expansion RDM Expansion RDM Environment Environment Environment 1 1/0 Pre View PCI-PCI bridge Diagn 2 1/0 Pre View Second. Bus Sa 3 1/0 Pre View Second. Bus Bridge Ctrl Dx 2 1/0 Pre View Bridge Ctrl Dx Dx 3 1/0 Pre View Br		100000 10001	19	1999 B	* 32-010 0x00	> 0x0000001	0
Dx0146 FBB SERR wait PE VGA MW SpC BM Mem ID Dx000 Multi-fun Status Dx0010 PE SE MA TA SA Tast DPE B2B user 66 MHz Dx000 BIST capate Base address registers 0 0xF9000000 to 0xF9FFFFFF Mem Pre 0 were Diagn 1 1/0 Pre were Were Diagn		leneood. leneood	Class Code 0	x058000	1		
Status BiST BiST BiST BiST BiST BiST Capability Base address registers 0 0xF9000000 to 0xF9FFFFFF Mem Pre 32-bit View Expansion RDM Environment 1 1/0 Pre 0/event PCI-PCI bridge Diago 2 1/0 Pre 0/event Second. Bus Sav 3 1/0 Pre 0/event Second. Bus Sav 5 1/0 Pre 0/event Bridge Ctrl 0/event PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Ben 1 0/event 0/event 0/event 0/event 0/event 0/event		the second se	E WEAT HAVE	L carel ID	H THE INT	100 State 200	
Dx00010 PE SE MA TA SA Tast DPE B2B user 66 MHz Dx00 BIST capation Base address registers 0 0xF90000000 to 0xF9FFFFF Mem Pre 32bit View Fast PCI-PCI bridge Diagn 1 1/0 Pre View PCI-PCI bridge Diagn 2 1/0 Pre View Second. Bus Sa 3 1/0 Pre View Second. Bus Sa 5 1/0 Pre View Bridge Ctrl Div PCI-PCi bridge Divertice Capability View Bridge Ctrl Div Div PCIe Device Capability 512 Link: Speed Gen 1 Div		UXU146 ISENN			M I Men 101	JOXOU	mulumuno.
Base address registers Expansion RDM 0 0xF9000000 to 0xF9FFFFF Mem Pre View 1 1/0 Pre View 2 1/0 Pre View 3 1/0 Pre View 4 1/0 Pre View 5 1/0 Pre View PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Gen 1		and the second s	aut Train an	and shared	and some first	0.0.01	PIAT COLUMN
0 0xF9000000 to 0xF9FFFFF Mem Pre 32-bit View PCI-PCI bridge Diagn 2 1/0 Pre View PCI-PCI bridge Diagn 3 1/0 Pre View PCI-PCI bridge Diagn 3 1/0 Pre View Second. Bus Sat 4 1/0 Pre View Bridge Ctrl Diagn PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Ben 1		OXODIO PE SE MA IA	SA fast _Di	PE B2B	user 66 MHz	0x00	BIST capable
0 [0xF9000000 to 0xF9FFFFF [Mem Pre] 32-bit View PCI-PCI bridge Diagn 1 1/0 Pre View PCI-PCI bridge Diagn 2 1/0 Pre View PCI-PCI bridge Diagn 3 1/0 Pre View Second. Bus Sat 4 1/0 Pre View Bridge Ctrl Di PCI-PCI bridge PCI-PCI bridge Diagn Sat Sat 4 1/0 Pre View Bridge Ctrl Di PCI-PCi bridge Display 512 Link Speed Gen 1 Di		Base address registers			Expansion ROM	1	
2 1/0 Pre Draw Primary Bus San 3 1/0 Pre View Second. Bus San 4 1/0 Pre View Second. Bus He 5 1/0 Pre View Bridge Drl Dr PCle Device Capability Maximum payload size supported (bytes) 512 Link Speed Gen 1 Dr		0 0xF9000000 to 0xF9FFFFF	Mem Pre 32-	oit View			Enable
2 1/0 Pre Primary Bus Same 3 1/0 Pre View Second. Bus He 4 1/0 Pre View Second. Bus He 5 1/0 Pre View Bridge Dtri Drive PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Gen 1		1	1/0 Pre	W/ew	PCI-PCI bridge		Diagnosti
3 1/0 Pre Second. Bus He 4 1/0 Pre Subord. Bus He 5 1/0 Pre Meximum Bridge Drl D) PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Gen 1 D)		2	1/0 Pre	V/ew	Primary Bus		-
PCIe Device Capability Bridge Ctrl 0) PCIe Device Capability 512 Link Speed Gen 1		3	1/0 Pre	V/ew	Second. Bus		Save
PCIe Device Capability Maximum payload size supported (bytes) 512 Link: Speed Gen 1		4	1/0 Pre	/ View	Subord. Bus	-	Help
PCIe Device Capability Maximum payload size supported (bytes) 512 Link Speed Gen 1	20	5 [1/0 Pre	View	Bridge Ctrl		ОК
Maximum payload size supported (bytes) 512 Link Speed Gen 1		1					
Manufacture of the Angelia			512	Link Speed	£	Gen 1	
		Maximum payload size (bytes)	128	Negotiated	Link Width	8 lanes	
Maximum read request size (bytes) 512			A contraction of the second			-	

Figure 8: PCI Diagnostic Program

Clicking on the **Diagnostic** button opens a new window with the diagnostic report. From the PCI Bus Number drop menu, select the bus number that the Xtium-CLHS PX8 is installed in—in this example the slot is bus 2.

The window now shows the I/O and memory ranges used by each device on the selected PCI bus. The information display box will detail any PCI conflicts. If there is a problem, click on the **Save** button. A file named '**pcidiag.txt**' is created (in the Sapera\bin directory) with a dump of the PCI configuration registers. Email this file when requested by the Teledyne DALSA Technical Support group along with a full description of your computer.

Diagnostic	-	×
PCI bas Number Basel T Range 1//0: 0x00000000-0x00000000 Mem: 0x/9000000-0x19fffff Pref: 0x00000000000000-0x000000	I/D range Mémory range D0000000/9000000-00000000/9/fffff Teledyn	ne DALSA (10, 0
Information No conflict in PCI configuration for bus 10.		-
* Im		
T Display warnings	Save	ОК

Figure 9: PCI Diagnostic Program – PCI bus info

Windows Device Manager

An alternative method to confirm the installation of the Xtium-CLHS PX8 board and driver is to use the Windows Device manager tool. Use the Start Menu shortcut **Start • Control Panel • System** • **Device Manager**. As shown in the following screen images, look for *Xtium-CLHS PX8* board under "Imaging Devices". Double-click and look at the device status. You should see "This device is working properly." Go to "Resources" tab and make certain that the device has an interrupt assigned to it, without conflicts.




Figure 10: Using Windows Device Manager

BSOD (blue screen) Following a Board Reset

There are cases where a PC will falsely report a hardware malfunction when the Xtium-CLHS PX8 board is reset. Ensure that you are using Sapera LT 7.50 or later.

Sapera and Hardware Windows Drivers

Any problem seen after installation, such as an error message running CamExpert, first make certain the appropriate Teledyne DALSA drivers have started successfully during the boot sequence. Example, click on the Start • Programs • Accessories • System Tools • System Information • Software Environment and click on System Drivers. Make certain the following drivers have started for the Xtium-CLHS PX8.

Device	Description	Туре	Started
CorXtiumCLHSPX8	Xtium-CLHS PX8 messaging	Kernel Driver	Yes
CorLog	Sapera Log viewer	Kernel Driver	Yes
CorMem	Sapera Memory manager	Kernel Driver	Yes
CorPci	Sapera PCI configuration	Kernel Driver	Yes
CorSerial	Sapera Serial Port manager	Kernel Driver	Yes

Table 4: Xtium-CLHS PX8 Device Drivers

Teledyne DALSA Technical Support may request that you check the status of these drivers as part of the troubleshooting process.

Recovering from a Firmware Update Error

This procedure is required if any failure occurred while updating the Xtium-CLHS PX8 firmware on installation or during a manual firmware upgrade. If on the case the board has corrupted firmware, any Sapera application such as CamExpert or the grab demo program will not find an installed board to control.

Possible reasons for firmware loading errors or corruption are:

- Computer system mains power failure or deep brown-out
- PCI bus or checksum errors
- PCI bus timeout conditions due to other devices
- User forcing a partial firmware upload using an invalid firmware source file

When the Xtium-CLHS PX8 firmware is corrupted, the board will automatically run from the Safe load after a PC reset.

Solution: Update the board using the standard method described in section Firmware Update: Automatic Mode.

Driver Information via the Device Manager Program

The Device Manager program provides a convenient method of collecting information about the installed Xtium-CLHS PX8. System information such as operating system, computer CPU, system memory, PCI configuration space, plus Xtium-CLHS PX8 firmware information is displayed or written to a text file (default file name – BoardInfo.txt). Note that this program also manually uploads firmware to the Xtium-CLHS PX8 (described elsewhere in this manual).

Execute the program via the Windows Start Menu shortcut

Start • Programs • Teledyne DALSA • Xtium-CLHS PX8 Device Driver • Device Manager.

If the Device Manager Program does not run, it will exit with a board was not found message. Possible reasons for an error are:

- Board is not in the computer
- Board driver did not start or was terminated
- PCI conflict after some other device was installed

Information Window

The following figure shows the Device Manager Information screen. Click to highlight one of the board components and its information shows in the right hand window, as described below.

🔭 Teledyne DALSA Di	evice Manager v:3.71		- • ×
<u>File Tools H</u> elp			
Firmware Update Manag	er		
Start Update Save	Config file Load Config File	✓ Same Configuration For All Devices	
Device	Field	Value	
Xtium-CLHS_PX8_1	Serial Number	H0331003	
Update Firmware 🔽	Device Version	0x000000000000000	
	ACU/DTE + PCIe Interface	1.10.01.0208	
	Configuration	Camera Link HS	*
	Information	Support for one Camera Link HS camera.	
	Firmware State	Update Not Required	
Xtium-CLHS_PX8_2	Serial Number	H0331006	
Update Firmware 🗹	Device Version	0x000000000000000	
	ACU/DTE + PCIe Interface	1.10.01.0208	
	Configuration	Camera Link HS	*
	Information	Support for one Camera Link HS camera.	
	Firmware State	Update Not Required	
		·	
Device Info Firmwa	are Update		
Output			
			-
1			

Figure 11: Board Firmware Version

- Select **Information** to display identification and information stored in the Xtium-CLHS PX8 firmware.
- Select **Firmware** to display version information for the firmware components.
- Select one of the firmware components to load *custom* firmware when supplied by Teledyne DALSA engineering for a future feature.
- Click on **File Save Device Info** to save all information to a text file. Email this file when requested by Technical Support.

Teledyne DALSA Log Viewer

The third step in the verification process is to save in a text file the information collected by the Log Viewer program. Run the program via the Windows Start Menu shortcut **Start • Programs • Teledyne DALSA • Sapera LT • Tools • Log Viewer**.

The Log Viewer lists information about the installed Teledyne DALSA drivers. Click on File • Save and you will be prompted for a text file name to save the Log Viewer contents. Email this text file to Teledyne DALSA Technical Support when requested or as part of your initial contact email.

On-board Image Memory Requirements for Acquisitions

The Xtium-CLHS PX8 by default will allocate the maximum number of buffers that can fit in onboard memory based on the size of the acquired image before cropping, to a maximum of 65535 buffers. Note that an application can change the default number of on-board frame buffers using the Sapera LT API. Usually two buffers will ensure that the acquired video frame is complete and not corrupted in cases where the image transfer to host system memory may be interrupted and delayed by other host system processes. That is, there is no interruption to the image acquisition of one buffer by any delays in transfer of the other buffer (which contains the previously acquired video frame) to system memory.

If allocation for the requested number of buffers fails, the driver will reduce the number of onboard frame buffers requested until they can all fit. If there is not enough memory for 2 on-board buffers, the driver will reduce the size such that it allocates two partial buffers. This mode is dependent on reading out the image data to the host computer faster than the incoming acquisition.

The maximum number of buffers that can fit in on-board memory can be calculated as follows: (Total On-Board memory / (Buffer Size in Bytes + 256 Bytes used to store the DMA)).

For example, assuming 512MB of on-board memory and acquiring $1024 \times 1024 \times 8$ bit images, the number of on-board buffers would be: 512 MB / [(1024 x 1024) + 256] = 511.875 => 511 on- board buffers.

- Symptoms: CamExpert Detects no Boards
 When starting CamExpert, with no Teledyne DALSA board detected, CamExpert will start in offline mode. There is no error message and CamExpert is functional for creating or
 - modifying a camera configuration file. If CamExpert should have detected an installed board frame grabber, troubleshoot the installation problem as described below.

Troubleshooting Procedure

When CamExpert detects no installed Teledyne DALSA board, there could be a hardware problem, a system bus problem, a kernel driver problem, or a software installation problem.

- Make certain that the card is properly seated in PCIe slot.
- Perform all installation checks described in this section before contacting Technical Support.
- Try the board in a different PCIe slot if available.

Symptoms: Xtium-CLHS PX8 Does Not Grab

Sapera CamExpert does start but you do not see an image and the frame rate displayed is 0.

- Verify the camera has power.
- Verify the Camera Link HS cable is connected to the camera.
- Verify the camera and timing parameters with the camera in free run mode.
- Verify you can grab with the camera in free run mode.
- Make certain that you provide an external trigger if the camera configuration file requires one. Use the software trigger feature of CamExpert if you do not have a trigger source.
- Make certain that the camera configuration is the required mode. This must match the camera configuration file. Refer to your camera datasheet.
- Try to snap one frame instead of continuous grab.
- Perform all installation checks described in this section before contacting Technical Support.

Symptoms: Card grabs black

You are able to use Sapera CamExpert, the displayed frame rate is as expected, but the display is always black.

- Set your camera to manual exposure mode and set the exposure to a longer period, plus open the lens iris.
- Try to snap one frame instead of continuous grab.
- Make certain that the input LUT is not programmed to output all '0's.
- A PCIe transfer issue sometimes causes this problem. No PCIe transfer takes place, so the frame rate is above 0 but nevertheless no image is displayed in CamExpert.
- Make certain that BUS MASTER bit in the PCIe configuration space is activated. Look in PCI
 Diagnostics for BM button under "Command" group. Make certain that the BM button is
 activated.

C PCI Diagr	nostic 2.2	- X
	PCI device Xitum-CLHS PX8 from Teledyne DALSA (bus 2, slot 0, function 0) Vendor ID 0x11EC Rev. ID 0x00 Latency 0x00 Device ID 0xE807 IntLine 0x10 Min Grant 0x00 SubVendID 0x0000 IntPir 0x01 Max Lat. 0x00 SubSystID 0x0000 Line size 0x10 Class Code 0x058000 Command 0x0006 FBB SERR Wait PE VGA MW SpC F Status 0x0010 PE SE MA TA SA Tast DPE B28 Base address registers 0 0xE7000004 to 0xF7FFFFFF Mem Pre 64-bit View 1	PCI-PCI bridge Diagnostic Primary Bus Save Second. Bus Help
	PC(e Device Capability Maximum payload size supported (bytes) 512 Link Spee Maximum payload size (bytes) 128 Negotiate Maximum read request size (bytes) 512	ed Gen 2 ed Link Width 8 Janes

• Perform all installation checks described in this section before contacting Technical Support.

Symptoms: Card acquisition bandwidth is less than expected

The Xtium-CLHS PX8 acquisition bandwidth is less than expected.

- Review the system for problems or conflicts with other expansion boards or drivers.
- Remove other PCI Express, PCI-32 or PCI-64 boards and check acquisition bandwidth again. Engineering has seen this case where other PCI boards in some systems cause limitations in transfers. Each system, with its combination of system motherboard and PCI boards, will be unique and must be tested for bandwidth limitations affecting the imaging application.
- Is the Xtium-CLHS PX8 installed in a PCI Express x16 slot? Note that some computer's x16 slot may only support non x16 boards at x1 or not at all. Check the computer documentation or test an Xtium-CLHS PX8 installation. The speed at which the board is running can be viewed using the Diagnostic Tool provided with the driver.
- Is the Xtium-CLHS PX8 installed in a PCI Express Gen1 slot? Some older computers only have PCIe Gen1 slots. The Generation at which the board is running can be viewed using the <u>Diagnostic Tool</u> provided with the driver.
- Is the PCI maximum payload size smaller than 256 bytes? On some computers, this parameter can be changed in the PC's BIOS.

CamExpert Quick Start

Interfacing CLHS Cameras with CamExpert

CamExpert is the camera-interfacing tool for Teledyne DALSA frame grabber boards supported by the Sapera library. CamExpert generates the Sapera camera configuration file (*yourcamera.ccf*) based on timing and control parameters entered. For backward compatibility with previous versions of Sapera, CamExpert also reads and writes the *.cca and *.cvi camera parameter files.

Every Sapera demo program starts with a dialog window to select a camera configuration file. Even when using the Xtium-CLHS PX8 with common video signals, a camera file is required. Therefore, CamExpert is typically the first Sapera application run after an installation. Obviously existing .ccf files can be copied to any new board installations when similar cameras are used.

CamExpert Example with a Monochrome Camera

The image below shows CamExpert controlling the Xtium-CLHS PX8. As an example, the CLHS camera has its control Lane 1 connected along with 6 additional Lanes for data.


After the camera is identified (as per the CLHS device discovery protocol), the timing parameters are displayed and the user can test by clicking on *Grab*. Descriptions of the CamExpert sections follow the image.

CamExpert - [Untitled] <u>File V</u> iew Pre-Processing To	ols Help	
Device Selector	×	Display
Device: Xtium-CLHS_PX	B_1 🖉 CameraLink HS Mono 💌	🐝 Grab 🚋 Snap 🥂 Inger 🛃 1:1 🔍 🔚 🔣 🔳
	Intional)	Pixel data not available Frame/sec: N/A Resolution: 16384 Pixels x 1024 Lines Monochrome 8-bit
Configuration: Select a camera file (I	Uptionalj	The second se
Detection: DAtec/ Comes	a i Sellingi	
Parameters	×	
Category	Parameter Value	
🖻 Board	Line Sync Source None	
Basic Timing	Internal Line Trigger Fre 5000	
Advanced Control	Camera Line Trigger Fre 1 Camera Line Trigger Fre 16777215	
External Trigger	Camera Line Trigger Fre 10777215 Camera Control method None	
Image Buffer and ROI	Line Integration Method None	
🗉 Attached Camera - Xtiu	Line Trigger Method Set None	
Camera Information	Strobe Method Setting None	
Sensor Control	Time Stamp Base Microseconds	
Digital IO Control	Board Sync Output 1 So Disabled	
Image Format	Board Sync Output 2 So Disabled	
File Access Control		
Transport Layer		
Acquisition and Transfer C		
A CONTRACT OF A		
Camera Simulator Settings		
		the second se
		BufferID:1 1 >>
		Duppt Messages > [16.47.36] - Freeze button was clicked.
		[16:47:37] Grab button was clicked.
		[16:47:39] Freeze button was clicked. [16:47:40] Grab button was clicked.
		[16:47:42] Freeze button was clicked.
Parameters		Dulput Messages
- A de la		Video status: Lane 1 Lock Lane 2 Lock Lane 3 Lock Lane 4 Lock Lane 5 Lock Lane 5 Lock Lane 7 Lock Line Valid PoCL

Figure 12: CamExpert Program

CamExpert groups camera features into functional categories. The features shown depend on the frame grabber used and what camera is connected. The values are either the camera defaults or the last stored value when the camera was used. The general descriptions below are not specific to a particular camera.

- Device Selector: Two drop menus allow selection of which device and which saved configuration to use.
 - **Device**: Select which acquisition device to control and configure a camera file. Required in cases where there are multiple boards in a system and when one board supports multiple acquisition types. Note in this example, the installed Xtium-CLHS PX8 has firmware to support a monochrome or color RGB Camera Link HS camera.



- **Configuration**: Select the timing for a specific camera model included with the Sapera installation or a standard video standard. The *User's* subsection is where user created camera files are stored.
- **Parameter Groups**: Select a function category and change parameter values as required. Descriptions for the camera parameters change dependent on the camera.
 - Basic Timing: Provides or change static camera parameters.
 - Advanced Controls: Advanced parameters used to select various integration methods, frame trigger type, Camera Link HS controls, etc.
 - External Trigger: Parameters to configure the external trigger characteristics.
 - Image Buffer and ROI: Allows control of the host buffer dimension and format.
- **Display**: An important component of CamExpert is its live acquisition display window, which allows immediate verification of timing or control parameters without the need to run a separate acquisition program. **Grab** starts continuous acquisition (button then toggles to **Freeze** to stop). **Snap** is a single frame grab. **Trigger** is a software trigger to emulate an external source.
- **Output Messages and Video Status Bar**: Events and errors are logged for review. Camera connection status is displayed where green indicates connected signals present.

The CamExpert tool is described more fully in the Sapera Getting started and Sapera Introduction manuals.

CamExpert Demonstration and Test Tools

The CamExpert utility also includes a number of demonstration features, which make CamExpert the primary tool to configure, test and calibrate your camera and imaging setup. Display tools include, image pixel value readout, image zoom, and line profiler.

Functional tools include support for either hardware based or software Bayer filter camera decoding with auto white balance calibration.

Camera Types & Files

The Xtium-CLHS PX8 supports digital area scan or line scan cameras using the Camera Link HS interface standard. Browse our web site [<u>http://www.teledynedalsa.com/imaging/</u>] for the latest information on Teledyne DALSA Camera Link HS cameras.

Camera Files Distributed with Sapera

The Sapera distribution includes camera files for a selection of Xtium-CLHS PX8 supported cameras. Using the Sapera CamExpert program, you may use the camera files (CCA) provided to generate a camera configuration file (CCF) that describes the desired camera and frame grabber configuration.

Teledyne DALSA continually updates a camera application library composed of application information and prepared camera files. Camera files are ASCII text, readable with Windows Notepad on any computer without having Sapera installed.

Overview of Sapera Acquisition Parameter Files (*.ccf or *.cca/*.cvi)

Concepts and Differences between the Parameter Files

There are two components to the legacy Sapera acquisition parameter file set: CCA files (also called cam-files) and CVI files (also called VIC files, i.e. video input conditioning). The files store video-signal parameters (CCA) and video conditioning parameters (CVI), which in turn simplifies programming the frame-grabber acquisition hardware for the camera in use. **Sapera LT 5.0** introduces a new camera configuration file (**CCF**) that combines the CCA and CVI files into one file.

Typically, a camera application will use a CCF file per camera operating mode (or one CCA file in conjunction with several CVI files, where each CVI file defines a specific camera-operating mode). An application can also have multiple CCA/CCF files to support different image format modes supported by the camera or sensor (such as image binning or variable ROI).

CCF File Details

A file using the ".CCF" extension, (Camera Configuration files), is the camera (CCA) and frame grabber (CVI) parameters grouped into one file for easier configuration file management. This is the default Camera Configuration file used with Sapera LT 5.0 and the CamExpert utility.

CCA File Details

Teledyne DALSA distributes camera files using the legacy ".CCA" extension, (CAMERA files), which contain all parameters describing the camera video signal characteristics and operation modes (what the camera outputs). The Sapera parameter groups within the file are:

- Video format and pixel definition
- Video resolution (pixel rate, pixels per line, lines per frame)
- Synchronization source and timing
- Channels/Taps configuration
- Supported camera modes and related parameters
- External signal assignment

CVI File Details

Legacy files using the ".CVI" extension contain all operating parameters related to the frame grabber board - what the frame grabber can actually do with camera controls or incoming video. The Sapera parameter groups within the file are:

- Activate and set any supported camera control mode or control variable.
- Define the integration mode and duration.
- Define the strobe output control.
- Allocate the frame grabber transfer ROI, the host video buffer size and buffer type (RGB888, RGB101010, MONO8, and MONO16).
- Configuration of line/frame trigger parameters such as source (internal via the frame grabber /external via some outside event), electrical format (TTL, RS-422, OPTO-isolated), and signal active edge or level characterization.

Saving a Camera File

Use CamExpert to save a camera file (*.ccf) usable with any Sapera demo program or user application. An example would be a camera file, which sets up parameters for a free running camera (i.e. internal trigger) with exposure settings for a good image with common lighting conditions.

When CamExpert is setup as required, click on **File**•**Save As** to save the new .ccf file. The dialog that opens allows adding details such as camera information, mode of operation, and a file name for the .ccf file.

Camera Interfacing Check List

Before interfacing a camera from scratch with CamExpert:

- Confirm that Teledyne DALSA has not already published an application note with camera files [<u>www.teledynedalsa.com</u>].
- Confirm that the correct version or board revision of Xtium-CLHS PX8 is used. Confirm that the required firmware is loaded into the Xtium-CLHS PX8.
- Confirm that Sapera does not already have a .cca file for your camera installed on your hard disk. If there is a .cca file supplied with Sapera, then use CamExpert to generate the .ccf file with default parameter values matching the frame grabber capabilities.
- Check if the Sapera installation has a similar type of camera file. A similar .cca file can be loaded into CamExpert and modified to match timing and operating parameters for your camera, and lastly save them as Camera Configuration file (.ccf).
- Finally, if there is no file for your camera, run CamExpert after installing Sapera and the acquisition board driver, select the board acquisition server, and manually enter the camera parameters.

Sapera Demo Applications

Grab Demo Overview

Program	Start • Programs • DALSA • Sapera LT • Demos • Frame Grabbers • Grab Demo
Program file	\\Sapera\Demos\Classes\vc\GrabDemo\Release\GrabDemo.exe
Workspace	\\Sapera\Demos\Classes\vc\SapDemos.dsw
.NET Solution	\\Sapera\Demos\Classes\vc\SapDemos_2003.sln \\Sapera\Demos\Classes\vc\SapDemos_2005.sln \\Sapera\Demos\Classes\vc\SapDemos_2008.sln \\Sapera\Demos\Classes\vc\SapDemos_2010.sln
Description	This program demonstrates the basic acquisition functions included in the Sapera library. The program either allows you to acquire images, in continuous or in one-time mode, while adjusting the acquisition parameters. The program code may be extracted for use within your own application.
Remarks	This demo is built using Visual $C++$ 6.0. It is based on Sapera $C++$ classes. See the Sapera User's and Reference manuals for more information.

Table 5: Grab Demo Workspace Details

Using the Grab Demo

Server Selection

Run the grab demo from the start menu: Start • Programs • Sapera LT • Demos • Frame Grabbers • Grab Demo.

The demo program first displays the acquisition configuration menu. The first drop menu displayed permits selecting from any installed Sapera acquisition servers (installed Teledyne DALSA acquisition hardware using Sapera drivers). The second drop menu permits selecting from the available input devices present on the selected server.

CCF File Selection

Use the acquisition configuration menu to select the required camera configuration file for the connected camera. Sapera camera files contain timing parameters and video conditioning parameters. The default folder for camera configuration files is the same used by the CamExpert utility to save user generated or modified camera files.

Use the Sapera CamExpert utility program to generate the camera configuration file based on timing and control parameters entered. The CamExpert live acquisition window allows immediate verification of those parameters. CamExpert reads both Sapera *.cca and *.cvi for backward compatibility with the original Sapera camera files.

Grab Demo Main Window

The Grab Demo program provides basic acquisition control for the selected frame grabber. The loaded camera file (.ccf) defines the Frame buffer defaults.

Refer to the Sapera LT User's Manual (OC-SAPM-USER), in section "Demos and Examples – Acquiring with Grab Demo", for more information on the Grab Demo and others provided with Sapera LT.

Xtium-CLHS PX8 Reference

Block Diagram




Figure 13: Xtium-CLHS PX8 Block Diagram

Xtium-CLHS Flow Diagram

The following diagram represents the processing sequence through the Xtium-CLHS.




Figure 14: Xtium-CLHS Flow Diagram

- Camera Link HS Front End: Extracts the video data packets from the Camera Link HS port.
- Image Buffer: Stores the video data using the model of video frames.
- **Cropper (Coarse)**: Horizontal cropper used when reading out from the memory.
- Spatial Correction: Depending on the line scan camera, a spatial correction might need to be applied by the frame grabber when acquiring multiple image planes (mono or RGB). Although this feature is transparent to the user, one can query a feature of the camera to know the spatial distance between the mono or color planes. The camera will take care of the fractional part of the spatial distance, while the frame grabber will take care of the integer spatial distance. When a spatial correction is applied by the frame grabber, the distance in lines between the 1st and last plane (lets call this distance "D") must be taken into account when triggering camera lines. If a user wants to get 1024 lines, he will need to send an extra "D" lines (1024 + "D" triggers) to the camera in order to get 1024 lines in the host buffer.
- Horizontal Flip: Performs the line data flip process.
- **Cropper**: Crops the resulting image when used, using a 4-byte resolution.
- Lookup Tables: Apply lookup table transformation to the image.
- Image Filter 3x3: Apply filter to the image (convolution).

• Color Calibration 4x3: Apply color calibration filter to the image:

$$\begin{bmatrix} R' \\ G' \\ B' \end{bmatrix} = T * \begin{bmatrix} R \\ G \\ B \end{bmatrix} \text{ With } T = \begin{bmatrix} a_{11}a_{12}a_{13}a_{14} \\ a_{21}a_{22}a_{23}a_{24} \\ a_{31}a_{32}a_{33}a_{34} \end{bmatrix}$$

All multiplier coefficients are floats with a possible range of -8 to +8. Coefficients $a_{11} a_{21} a_{31}$ have a range of -256 to +256 and are integer offsets applied to the matrix multiplication.

•
$$R' = a_{11} + (a_{12} * R) + (a_{13} * G) + (a_{14} * B)$$

 $G' = a_{21} + (a_{22} * R) + (a_{23} * G) + (a_{24} * B)$
 $B' = a_{31} + (a_{32} * R) + (a_{33} * G) + (a_{34} * B)$

- Cropper (Fine): Crops the resulting image when used, using a 4-byte resolution.
- **Host DMA**: Transfers the data from frame grabber into the host buffer memory. This module will also perform the vertical flip if enabled.

CLHS Camera Implementation

The following figure defines the Xtium CLHS PX8 camera interface as per the *Camera Link HS* (*CLHS*) specification version 1.0. The key parameters are:

- A single camera connector (J3) which is a copper hardwired interface with a thumbscrew locking mechanism not an optical interface.
- Supports the M-Protocol definition of the Physical and Data Link Layer.
- There is one command channel to/from the camera.
- Supports single connector cameras which have 1 to 7 data Lanes.




Figure 15:CLHS Camera Interface

Line Trigger Source Selection for Line scan Applications

Line scan imaging applications require some form of external event trigger to synchronize line scan camera exposures to the moving object. This synchronization signal is either an external trigger source (one exposure per trigger event) or a shaft encoder source composed of a single or dual phase (also known as a quadrature) signal.

The Xtium-CLHS PX8 shaft encoder inputs provide additional functionality with pulse drop, pulse multiply, and pulse direction support.

The following table describes the line-trigger source types supported by the Xtium-CLHS PX8. Refer to the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APR00) for descriptions of the Sapera parameters.

CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE – Parameter Values Specific to the Xtium-CLHS PX8

PRM Value	Input used as: External Line Trigger	Input used as: External Shaft Encoder
	<i>if</i> CORACQ_PRM_EXT_LINE_ TRIGGER_ENABLE = <i>true</i>	<i>if</i> CORACQ_PRM_SHAFT_ ENCODER_ENABLE = <i>true</i>
0	From Shaft Encoder Phase A	From Shaft Encoder Phase A & B
1	From Shaft Encoder Phase A	From Shaft Encoder Phase A
2	From Shaft Encoder Phase B	From Shaft Encoder Phase B
3	n/a	From Shaft Encoder Phase A & B
4	From Board Sync #1	n/a
5	From Board Sync #2	n/a

Table 6: CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE – Parameter Values

CVI/CCF File Parameters Used

- External Line Trigger Source = parameter value
- External Line Trigger Enable = true/false
- Shaft Encoder Enable = true/false

Shaft Encoder Interface Timing

Dual Balanced Shaft Encoder RS-422 Inputs:

- Input Phase A: Connector J1/J4: Pin 3 (Phase A +) & Pin 2 (Phase A -)
- Input Phase B: Connector J1/J4: Pin 6 (Phase B+) & Pin 5 (Phase B-)
- See J1: External I/O Signals Connector (Female DH60-27P) for complete connector signal details)

Web inspection systems with variable web speeds typically provide one or two synchronization signals from a web mounted encoder to coordinate trigger signals. These trigger signals are used by the acquisition linescan camera. The Xtium-CLHS PX8 supports single or dual phase shaft encoder signals. Dual encoder signals are typically 90 degrees out of phase relative to each other and provide greater web motion resolution.

Example using any Encoder Input with Pulse-drop Counter

When enabled, the triggered camera acquires one scan line for each shaft encoder pulse-edge. To optimize the web application, a second Sapera parameter defines the number of triggers to skip between valid acquisition triggers. The figure below depicts a system where a valid camera trigger is any pulse edge from either shaft encoder signal. After a trigger, the two following triggers are ignored (as defined by the Sapera pulse drop parameter).




Figure 16: Encoder Input with Pulse-drop Counter

Example using Sequential Encoder Input

Support of a dual phase encoder should consider the direction of motion of one phase signal to the other. Such a case might exist where system vibrations and/or conveyor backlash can cause the encoder to briefly travel backwards. The acquisition device must in those cases count the reverse steps and subtract the forward steps such that only pulses after the reverse count reaches zero are considered. By using the event "Shaft Encoder Reverse Counter Overflow", an application can monitor an overflow of this counter.

Also, if a maximum line rate camera trigger source is a high jitter shaft encoder, the parameter CORACQ_PRM_LINE_TRIGGER_AUTO_DELAY can be used to automatically delay line triggers to avoid over-triggering a camera, and thus not miss a line. Note that some cameras integrate this feature. See also the event "Line Trigger Too Fast" that can be enabled when using the 'auto delay' feature.

The example figure below shows shaft encoder signals with high jitter. If the acquisition is triggered when phase B follows phase A, with jitter present phase B may precede phase A. Use of the *Shaft Encoder Direction* parameter will prevent false trigger conditions.




Figure 17: Using Shaft Encoder Direction Parameter



Note: Modify camera file parameters easily with the Sapera CamExpert program.

CVI/CCF File Parameters Used

Shaft Encoder Enable = X, where:

- If X = 1, Shaft Encoder is enabled
- If X = 0, Shaft Encoder is disabled

Shaft Encoder Pulse Drop = X, where:

• X = number of trigger pulses ignored between valid triggers

Shaft Encoder Pulse Multiply = X, where:

• X = number of trigger pulses generated for each shaft encoder pulses

Shaft Encoder Pulse Drop/Multiply Order = X, where:

- If X = 1, the drop operation will be done first, followed by the multiplier operation
- If X = 0 or 2, the multiplier operation will be done first, followed by the drop operation

Shaft Encoder Direction = X, where:

- X = 0, Ignore direction
- X = 1, Forward steps are detected by pulse order A/B (forward motion)
- X = 2, Forward steps are detected by pulse order B/A (reverse motion)



Note: For information on camera configuration files, see the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APR00).

Virtual Frame Trigger for Line Scan Cameras

When using line scan cameras, a frame buffer is allocated in host system memory to store captured video lines. To control when a video line is stored as the first line in this "virtual" frame buffer, an external frame trigger signal is used. The Sapera vertical cropping parameter controls the number of lines sequentially grabbed and stored in the virtual frame buffer.

Virtual Frame Trigger Timing Diagram

The following timing diagram shows an example of grabbing 10 video lines from a line scan camera and the use of a virtual frame trigger to define when a video line is stored at the beginning of the virtual frame buffer. The virtual frame trigger signal (generated by some external event) connects to the Xtium-CLHS PX8 trigger input.

- Virtual frame trigger can be differential (RS-422) or single ended (TTL, 12V, or 24V) industry standard, and be rising or falling edge active, active high or low, or double pulse rising or falling edge.
- In this example, virtual frame trigger control is configured for rising edge trigger.
- Virtual frame trigger connects to the Xtium-CLHS PX8 via the External Trigger Input 1 & 2 inputs.
 - Trigger Input #1 on connector J1: pin 8
 - Trigger Input #2 on connector J1: pin 9
- Camera control signals are active at all times. These continually trigger the camera acquisition in order to avoid corrupted video lines at the beginning of a virtual frame.
- The camera control signals are either timing controls on Xtium-CLHS PX8 shaft encoder inputs, or line triggers generated internally by the Xtium-CLHS PX8.
- The Sapera vertical cropping parameter specifies the number of lines captured.

Synchronization Signals for a 10 Line Virtual Frame

The following timing diagram shows the relationship between External Frame Trigger input, External Shaft Encoder input (one phase used with the second terminated), and camera control output to the camera.

Virtual Frame Trigger ^{In}	
Shaft Encoder In	
Camera Control	
LVAL In	
Video Line In	baala <mark>baala baala baala baala baala</mark> baala
	10 Lines n Lines Acquired Ignored
Not	 In this example 10 lines are acquired The Maximum frame rate = Max. Line Rate / nb lines (Hz) In / Out signal reference is relative to frame grabber

Figure 18: Synchronization Signals for a 10 Line Virtual Frame

CVI File (VIC) Parameters Used

The VIC parameters listed below provide the control functionality for virtual frame reset. Sapera applications load pre-configured CVI files or change VIC parameters during runtime.

10 C 10 C 10 C

Note: Sapera camera file parameters are easily modified by using the CamExpert program.

External Frame Trigger Enable = X, where: (with Virtual Frame Trigger enabled)

- If X = 1, External Frame Trigger is enabled
- If X = 0, External Frame Trigger is disabled

External Frame Trigger Detection = Y, where:

(with Virtual Frame Trigger edge select)

- If Y= 1, External Frame Trigger is active low
- If Y= 2, External Frame Trigger is active high
- If Y= 4, External Frame Trigger is active on rising edge
- If Y= 8, External Frame Trigger is active on falling edge
- If Y= 32, External Frame Trigger is dual-input rising edge
- If Y= 64, External Frame Trigger is dual-input falling edge



Note:. For dual-input triggers, Trigger Input #1 signals the start of the frame trigger, Trigger Input #2 signals the end of the frame trigger.

External Frame Trigger Level = Z, where: (with Virtual Frame Trigger signal type)

- If Z = 1, External Frame Trigger is a TTL signal
- If Z = 2, External Frame Trigger is differential signal (RS-422)
- If Z = 8, External Frame Trigger is a 24V signal
- If Z = 64, External Frame Trigger is a 12V signal



Note: For information on camera configuration files, see the Sapera Acquisition Parameters Reference Manual (OC-SAPM-APR00).

Sapera Acquisition Methods

Sapera acquisition methods define the control and timing of the camera and frame grabber board. Various methods are available, grouped as:

- Camera Trigger Methods (method 3 supported)
- Line Trigger Methods (method 2)
- Line Integration Methods (methods 8, 9 and 10 supported)
- Time Integration Methods (method 10, 11 and 12)
- Strobe Methods (method 1, 3, 4 and 5 supported)

Refer to the Sapera LT Acquisition Parameters Reference manual (OC-SAPM-APR00) for detailed information concerning camera and acquisition control methods.

Trigger to Image Reliability

Trigger-to-image reliability incorporates all stages of image acquisition inside an integrated controller to increase reliability and simplify error recovery. The trigger-to-image reliability model brings together all the requirements for image acquisition to a central management unit. These include signals to control camera timing, on-board frame buffer memory to compensate for PCI bus latency, and comprehensive error notification. If the Xtium-CLHS PX8 detects a problem, the application can take appropriate action to return to normal operation.

The Xtium-CLHS PX8 is designed with a robust ACU (Acquisition and Control Unit). The ACU monitors in real-time, the acquisition state of the input plus the DTE (Data Transfer Engine) which transfers image data from on-board memory into PC memory. In general, these management processes are transparent to end-user applications. With the Xtium-CLHS PX8, applications ensure trigger-to-image reliability by monitoring events and controlling transfer methods as described below:

Supported Events and Transfer Methods

Listed below are the supported acquisition and transfer events. Event monitoring is a major component to the Trigger-to-Image Reliability framework.

Acquisition Events

Acquisition events pertain to the acquisition module. They provide feedback on the image capture phase.

• External Trigger (Used/Ignored)

Generated when the external trigger pin is asserted, which indicates the start of the acquisition process. There are two types of external trigger events: 'Used' or 'Ignored'. Following an external trigger, if the event generates a captured image, an External Trigger Used event will be generated (CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER). If there is no captured image, an External Trigger Ignored event will be generated (CORACQ_VAL_EVENT_TRIGGER_IGNORED). An external trigger event is ignored if the event rate is higher than the possible frame rate of the camera.

• Start of Frame

Event generated during acquisition, with the detection of the start of a video frame by the board acquisition hardware. The Sapera event value is CORACQ_VAL_EVENT_TYPE_START_OF_FRAME.

• End of Frame

Event generated during acquisition, with the detection of the end of a video frame by the board acquisition hardware. The Sapera event value is CORACQ_VAL_EVENT_TYPE_END_OF_FRAME.

Data Overflow

The Data Overflow event indicates that there is not enough bandwidth for the acquired data transfer without loss. Data Overflow would occur with limitations of the acquisition module and should never occur.

The Sapera event value is CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW.

• Frame Valid

Event generated on detection of the start of a video frame by the board acquisition hardware. Acquisition does not need to be active; therefore, this event can verify a valid signal is connected. The Sapera event value is: CORACQ_VAL_EVENT_TYPE_VERTICAL_SYNC.

• Link Lock/Unlock)

Event generated on the transition from locking or not locking, of the required lanes. The Sapera event values are:

CORACQ_VAL_EVENT_TYPE_LINK_LOCK

CORACQ_VAL_EVENT_TYPE_LINK_UNLOCK.

Frame Lost

The Frame Lost event indicates that an acquired image failed to transfer to on-board memory. An example is if there are no free on-board buffers available for the new image. This may be the case if the image transfer from onboard buffers to host PC memory is not sustainable due to bus bandwidth issues or no host buffers are available to receive an image.

The Sapera event value is CORACQ_VAL_EVENT_TYPE_FRAME_LOST.

• External Line Trigger Too Slow

Event which indicates that the detected shaft encoder input tick rate is too slow for the device to take into account the specified shaft encoder multiplier value. The Sapera event value is CORACQ_VAL_EVENT_TYPE_EXT_LINE_TRIGGER_TOO_SLOW.

Line Trigger Too Fast

Event which indicates a previous line-trigger did not generate a complete video line from the camera. Note that due to jitter associated with using shaft encoders, the acquisition device can delay a line trigger if a previous line has not yet completed. This event is generated if a second line trigger comes in while the previous one is still pending. This event is generated once per virtual frame. The Sapera event value is

CORACQ_VAL_EVENT_TYPE_LINE_TRIGGER_TOO_FAST.

Shaft Encoder Reverse Count Overflow

Event which indicates that the shaft encoder has travelled in the opposite direction expected and that the number of pulses encountered during that travel has exceeded the acquisition device counter. The acquisition device will thus not be able to skip the appropriate number of pulses when the expected direction is detected. The Sapera event value is CORACQ_VAL_EVENT_TYPE_SHAFT_ENCODER_REVERSE_COUNT_OVERFLOW

Camera Missed Trigger

Event which indicates that the camera could not respond to a trigger request as it was busy servicing a previous trigger request. The Sapera event value is CORACQ_VAL_EVENT_TYPE_CAMERA_MISSED_TRIGGER

Camera Overrun

Event which indicates that the camera data and/or video has been corrupted due to insufficient buffer space in the camera. The Sapera event value is CORACQ_VAL_EVENT_TYPE_CAMERA_OVERRUN

Link Error

Event which indicates that an error has occurred on one or more of the lanes. Information about the source of the link error and the number of occurances of this error can be retreived using the SapAcqCallbackInfo class.

- **GetGenericParamO**: returns the source of the error:
 - 1: CRC Error
 - 2: 8B/10B Error
 - 3: Packet Buffer Overflow
 - 4: Packet Resend

- GetGenericParam1: returns a bitfield indicating which lane(s) generated the error
 - Bit 0 = Lane 1, Bit 1= Lane 2, ...
- GetCustomSize: returns 7 * UINT32
- **GetCustomData**: returns the number of errors per lane. There are 7 entries, each entry being a UINT32.

Transfer Events

Transfer events are the ones related to the transfer module. Transfer events provide feedback on image transfer from onboard memory frame buffers to PC memory frame buffers.

- Start of Frame
 Start of Frame event generated when the first image pixel is transferred from on-board
 memory into PC memory.
 The Sapera event value is CORXFER_VAL_EVENT_TYPE_START_OF_FRAME.
 End of Frame
 - End of Frame event generated when the last image pixel is transferred from on-board memory into PC memory.

The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_FRAME.

- End of Line The End of Line event is generated after a video line is transferred to a PC buffer. The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_LINE.
- End of N Lines

The End of N Lines event is generated after a set number of video lines are transferred to a PC buffer. The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_NLINES.

• End of Transfer

End of Transfer event generated at the completion of the last image transfer from on-board memory into PC memory. Issue a stop command to the transfer module to complete a transfer (if transfers are already in progress). If a frame transfer of a fixed number of images is requested, the transfer module will stop transfer automatically. The Sapera event value is CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER.

Trigger Signal Validity

The ACU ignores external trigger signal noise with its programmable debounce control. Program the debounce parameter for the minimum pulse duration considered as a valid external trigger pulse. For more information see Note 1: General Inputs / External Trigger Inputs Specifications.

Supported Transfer Cycling Methods

The Xtium-CLHS PX8 supports the following transfer modes, which are either synchronous or asynchronous. Note that the Xtium does not make any use of the trash buffer. Images are accumulated in on-board memory in a FIFO type manner. When no memory is available for a new image to be stored, the image is discarded and the CORACQ_VAL_EVENT_TYPE_FRAME_LOST is generated. On-board memory can get filled up if the rate at which the images are acquired is greater than the rate at which the DMA engine can write them to host buffer memory. On-board memory can also get filled-up if there are no more empty buffers available to transfer the on-board images.

When stopping the image acquisition, the event CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER will occur once all images currently in the on-board memory are transferred to host buffer memory. Note that if the application does not provide enough empty buffers, the Xtium event will not occur and an acquisition abort will be required.

 CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_WITH_TRASH Before cycling to the next buffer in the list, the transfer device will check the next buffer's state. If its state is full, the transfer will keep the image in on-board memory until the next buffer's state changes to empty. If the on-board memory gets filled, frame lost events will be generated.

- CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_NEXT_EMPTY_WITH_TRASH When starting an acquisition, the buffer list is put in an empty buffer queue list in the exact order they were added to the transfer. Whenever a user sets a buffer to empty, it is added to the empty buffer queue list, so that after cycling once through the original buffer list, the buffers acquired into will follow the order in which they are put empty by the user. So in this mode, the on-board images will be transferred to host buffer memory as long as there are buffers in the empty buffer queue list. If the on-board memory gets filled, the frame lost event will start occurring.
- CORXFER_VAL_CYCLE_MODE_ASYNCHRONOUS The transfer device cycles through all buffers in the list without concern about the buffer state.

Output LUT Availability

The following table defines the supported output LUT (look up tables) for the Xtium-CLHS PX8. Note that unsupported modes are not listed.

Number of Digital Bits	Output Pixel Format	LUT Format	Notes*
8 8	MONO 8 MONO 16	8-in, 8-out 8-in, 16-out	8 bits in 8 LSBs of 16-bit
10	MONO 8	10-in, 8-out	
10	MONO 16	10-in, 16-out	10 bits in 10 LSBs of 16-bit
12	MONO 8	12-in, 8-out	8 MSB
12	MONO 16	12-in, 16-out	12 bits in 12 LSBs of 16-bit
8 x 3 (RGB)	RGB888	8-in, 8-out	
8 x 3 (RGB)	RGB8888	8-in, 8-out	

* When no LUTs are available or LUTs are disabled, the data is packed in the LSBs of the target destination.

Table 7: Output LUT Availability

Xtium-CLHS PX8 Supported Parameters

The tables below describe the Sapera capabilities supported by the Xtium-CLHS PX8. Unless specified, each capability applies to all configuration modes and all acquisition modes.

The information here is subject to change. The application needs to verify capabilities. New board driver releases may change product specifications.

Sapera describes the Xtium-CLHS PX8 family as:

- Board Server: Xtium-CLHS_PX8_1
- Acquisition Module: dependent on firmware used

Camera Related Capabilities

Capability	Values
CORACQ_CAP_CONNECTOR_TYPE	CORACQ_VAL_CONNECTOR_TYPE_CLHS (0x10)

Table 8: Camera Related Capabilities

Camera Related Parameters

Parameter		Values
CORACQ_PRM_CHANNEL		CORACQ_VAL_CHANNEL_SINGLE (0x1)
CORACQ_PRM_FRAME		CORACQ_VAL_FRAME_PROGRESSIVE (0x2)
CORACQ_PRM_INTERFACE		CORACQ_VAL_INTERFACE_DIGITAL (0x2)
CORACQ_PRM_SCAN		CORACQ_VAL_SCAN_AREA (0x1) CORACQ_VAL_SCAN_LINE (0x2)
CORACQ_PRM_SIGNAL		CORACQ_VAL_SIGNAL_DIFFERENTIAL (0x2)
CORACQ_PRM_VIDEO	Мопо	CORACQ_VAL_VIDEO_MONO (0x1) CORACQ_VAL_VIDEO_BAYER (0X10)
	RGB	CORACQ_VAL_VIDEO_RGB (0x8)
CORACQ_PRM_PIXEL_DEPTH	Mono RGB	8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 10 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO8 12 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 14 bits, # LUT = 0, LUT format = CORDATA_FORMAT_MONO16 16 bits, # LUT = 0, LUT format = CORDATA_FORMAT_MONO16 16 bits, # LUT = 1, LUT format = CORDATA_FORMAT_MONO16 8 bits, # LUT = 1, LUT format = CORDATA_FORMAT_COLORNI8
CORACQ_PRM_VIDEO_STD		CORACQ_VAL_VIDEO_STD_NON_STD (0x1)
CORACQ_PRM_FIELD_ORDER		CORACQ_VAL_FIELD_ORDER_NEXT_FIELD (0x4)
CORACQ_PRM_HACTIVE		min = 32 pixel max = 16384 pixel step = 32 pixel * minimum is per lane
CORACQ_PRM_VACTIVE		min = 1 line max = 16777215 line step = 1 line
CORACQ_PRM_TIME_INTEGRATE_METHOD		CORACQ_VAL_TIME_INTEGRATE_METHOD_10 (0x200) CORACQ_VAL_TIME_INTEGRATE_METHOD_11 (0x400) CORACQ_VAL_TIME_INTEGRATE_METHOD_12 (0x800)
CORACQ_PRM_CAM_TRIGGER_METHOD		CORACQ_VAL_CAM_TRIGGER_METHOD_3 (0x4)
CORACQ_PRM_CAM_NAME	Mono	Default Camera Link HS Line Scan Mono
	RGB	Default Camera Link HS Line Scan Color
CORACQ_PRM_LINE_INTEGRATE_METHOD		CORACQ_VAL_LINE_INTEGRATE_METHOD_8 (0x80) CORACQ_VAL_LINE_INTEGRATE_METHOD_9 (0x100) CORACQ_VAL_LINE_INTEGRATE_METHOD_10 (0x200)

CORACQ_PRM_LINE_TRIGGER_METHOD	CORACQ_VAL_LINE_TRIGGER_METHOD_2 (0x2)
CORACQ_PRM_LINE_TRIGGER_DELAY	min = 0 nsec max = 4294967295 nsec step = 1 nsec
CORACQ_PRM_CHANNELS_ORDER	CORACQ_VAL_CHANNELS_ORDER_NORMAL (0x1)
CORACQ_PRM_CAM_LINE_TRIGGER_FREQ_MIN	1 Hz
CORACQ_PRM_CAM_LINE_TRIGGER_FREQ_MAX	1000000 Hz
CORACQ_PRM_CAM_TIME_INTEGRATE_DURATION_MIN	1 µs
CORACQ_PRM_CAM_TIME_INTEGRATE_DURATION_MAX	42949672 μs
CORACQ_PRM_CAM_IO_CONTROL (*)	
CORACO PRM DATA VALID ENABLE	TRUE FALSE
CORACQ_PRM_BAYER_ALIGNMENT	Not available
CORACQ_PRM_CAM_CONTROL_DURING_READOUT	CORACQ_VAL_CAM_CONTROL_DURING_READOUT_INVALID (0x0) CORACQ_VAL_CAM_CONTROL_DURING_READOUT_VALID (0x01) CORACQ_VAL_CAM_CONTROL_DURING_READOUT_IGNORE (0x2)
CORACQ_PRM_DATA_LANES	min = 1 lane, max = 7 lanes, step = 1 lane
CORACQ_PRM_BIT_TRANSFER_RATE	3125 Mbps 5000 Mbps
CORACQ_PRM_CLHS_CONFIGURATION	CORACQ_VAL_CLHS_CONFIGURATION_CAM_PORT_SLAVE (0x4) CORACQ_VAL_CLHS_CONFIGURATION_MANUAL_ACQ_START_STOP (0x8)

Table 9: Camera Related Parameters

VIC Related Parameters

Parameter		Values
CORACQ_PRM_CAMSEL	Mono	CAMSEL_MONO = from 0 to 0
	RGB	$CAMSEL_RGB = from 0 to 0$
CORACQ_PRM_CROP_LEFT	Mono	min = 0 pixel max = 16376 pixel step = 8 pixel
	RGB	min = 0 pixel max = 16376 pixel step = 24 pixel
CORACQ_PRM_CROP_TOP		min = 0 line max = 16777215 line step = 1 line
CORACQ_PRM_CROP_WIDTH		min =32 pixel max = 16384 pixel step =8 pixel
CORACQ_PRM_CROP_HEIGHT		min = 1 line max = 16777215 line step = 1 line
CORACQ_PRM_DECIMATE_METHOD		CORACQ_VAL_DECIMATE_DISABLE (0x1)
CORACQ_PRM_LUT_ENABLE		TRUE FALSE
CORACQ_PRM_LUT_NUMBER		Default = 0
CORACQ_PRM_STROBE_ENABLE		TRUE FALSE
CORACQ_PRM_STROBE_METHOD		CORACQ_VAL_STROBE_METHOD_1 (0x1) CORACQ_VAL_STROBE_METHOD_3 (0x4) CORACQ_VAL_STROBE_METHOD_4 (0x8) CORACQ_VAL_STROBE_METHOD_5 (0x10)
CORACQ_PRM_STROBE_POLARITY		CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2)
CORACQ_PRM_STROBE_DURATION		min = 1 μs max = 42949672 μs step = 1 μs
CORACQ_PRM_STROBE_DELAY		min = 0 μs max = 42949672 μs step = 1 μs

CORACQ_PRM_TIME_INTEGRATE_DURATION min = 1 µs max = 42949672 µs step = 1 µs CORACQ_PRM_CAM_TRIGGER_ENABLE TRUE FALSE CORACQ_PRM_OUTPUT_FORMAT Mono CORACQ_VAL_OUTPUT_FORMAT CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC RGB CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_PRM_EXT_TRIGGER_ENABLE CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_EXT_TRIGGER_ENABLE CORACQ_VAL_EXT_TRIGGER_OFF ((CORACQ_VAL_EXT_TRIGGER_ON (0)	0N08
FALSE CORACQ_PRM_OUTPUT_FORMAT Mono CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC RGB CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_PRM_EXT_TRIGGER_ENABLE CORACQ_VAL_EXT_TRIGGER_OFF (f	ON08
CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_MC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC CORACQ_VAL_OUTPUT_FORMAT_RC	ONO8
CORACQ_VAL_OUTPUT_FORMAT_RG CORACQ_VAL_OUTPUT_FORMAT_RG CORACQ_PRM_EXT_TRIGGER_ENABLE CORACQ_VAL_EXT_TRIGGER_OFF ((ONO16 ONO8P2 ONO8P3
	GB888
CORACQ_PRM_VIC_NAME Mono Default Camera Link HS Line Scan M RGB Default Camera Link HS Line Scan C	
CORACQ_PRM_LUT_MAX 1	
CORACQ_PRM_EXT_TRIGGER_DETECTION CORACQ_PRM_EXT_TRIGGER_DETECTION CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2) CORACQ_VAL_RISING_EDGE (0x4) CORACQ_VAL_FALLING_EDGE (0x8))
CORACQ_PRM_LUT_FORMAT Default = CORDATA_FORMAT_COLO	DRNI8
CORACQ_PRM_LINE_INTEGRATE_ENABLE TRUE FALSE	
CORACQ_PRM_LINE_INTEGRATE_DURATION min = 1 nsec max = 4294967295 nsec step = 1 nsec	
CORACQ_PRM_LINE_TRIGGER_ENABLE TRUE FALSE	
CORACQ_PRM_EXT_FRAME_TRIGGER_ENABLE TRUE FALSE	
CORACQ_PRM_EXT_FRAME_TRIGGER_DETECTION CORACQ_VAL_ACTIVE_LOW (0x1) CORACQ_VAL_ACTIVE_HIGH (0x2) CORACQ_VAL_RISING_EDGE (0x4) CORACQ_VAL_FALLING_EDGE (0x8) CORACQ_VAL_DUBLE_PULSE_RISI CORACQ_VAL_DOUBLE_PULSE_FALL	ING_EDGE (0x20)
CORACQ_PRM_EXT_LINE_TRIGGER_ENABLE TRUE FALSE	
CORACQ_PRM_EXT_LINE_TRIGGER_DETECTION CORACQ_VAL_RISING_EDGE (0x4) CORACQ_VAL_FALLING_EDGE (0x8))
CORACQ_PRM_SNAP_COUNT Not Available	
CORACQ_PRM_INT_LINE_TRIGGER_ENABLE TRUE FALSE	
CORACQ_PRM_INT_LINE_TRIGGER_FREQ Default = 5000 Hz	
CORACQ_PRM_BIT_ORDERING CORACQ_VAL_BIT_ORDERING_STD	(0x1)
CORACQ_PRM_EXT_TRIGGER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_422 (0x2) CORACQ_VAL_LEVEL_12VOLTS (0x0 CORACQ_VAL_LEVEL_24VOLTS (0x8	
CORACQ_PRM_STROBE_LEVEL CORACQ_VAL_LEVEL_TTL (0x1)	
CORACQ_PRM_EXT_FRAME_TRIGGER_LEVEL CORACQ_VAL_LEVEL_TTL (0x1) CORACQ_VAL_LEVEL_422 (0x2) CORACQ_VAL_LEVEL_12VOLTS (0x0 CORACQ_VAL_LEVEL_24VOLTS (0x8	
CORACQ_PRM_EXT_LINE_TRIGGER_LEVEL CORACQ_VAL_LEVEL_422 (0x2)	
CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MIN 8 Hz	
CORACQ_PRM_INT_LINE_TRIGGER_FREQ_MAX 500000 Hz	
CORACQ_PRM_MASTER_MODE Not available	
CORACQ_PRM_SHAFT_ENCODER_DROP min = 0 tick max = 254 tick step = 1 tick	
CORACQ_PRM_SHAFT_ENCODER_ENABLE TRUE	

CORACQ_PRM_EXT_TRIGGER_FRAME_COUNT		min = 1 frame max = 262142 frame step = 1 frame Note: Infinite not supported
CORACQ_PRM_INT_FRAME_TRIGGER_ENABLE		TRUE FALSE
CORACQ_PRM_INT_FRAME_TRIGGER_FREQ		min = 1 milli-Hz max = 100000000 milli-Hz step = 1 milli-Hz
CORACQ_PRM_STROBE_DELAY_2		Not Available
CORACQ_PRM_FRAME_LENGTH		CORACQ_VAL_FRAME_LENGTH_FIX (0x1)
CORACQ_PRM_FLIP		CORACQ_VAL_FLIP_OFF (0x00) CORACQ_VAL_FLIP_HORZ (0x01)
CORACQ_PRM_EXT_TRIGGER_DURATION		min = 0 μs max = 255 μs step = 1 μs
CORACQ_PRM_TIME_INTEGRATE_DELAY		min = 0 μs max = 42949672 μs step = 1 μs
CORACQ_PRM_CAM_TRIGGER_DELAY		min = 0 μs max = 42949672 μs step = 1 μs
CORACQ_PRM_SHAFT_ENCODER_LEVEL		CORACQ_VAL_LEVEL_422 (0x2)
CORACQ_PRM_LUT_NENTRIES 8-bit/pixel compor 10-bit/pixel compor 12-bit/pixel compor 14/16-bit/pixel compor	nent nent	256 entries 1024 entries 4096 entries 0 entries
CORACQ_PRM_EXT_FRAME_TRIGGER_SOURCE (*)		min = 0 max = 5 step = 1
CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE (*)		min = 0 max = 5 step = 1
CORACQ_PRM_EXT_TRIGGER_SOURCE (*)		min = 0 max = 5 step = 1
CORACQ_PRM_SHAFT_ENCODER_MULTIPLY		min = 1 max = 32 $step = (2^{N})$
CORACQ_PRM_EXT_TRIGGER_DELAY		min = 0 max = 16777215 step = 1
CORACQ_PRM_EXT_TRIGGER_DELAY_TIME_BASE		CORACQ_VAL_TIME_BASE_LINE_VALID (0x4) CORACQ_VAL_TIME_BASE_LINE_TRIGGER (0x8) CORACQ_VAL_TIME_BASE_SHAFT_ENCODER (0x40) CORACQ_VAL_TIME_BASE_NS (0x80)
CORACQ_PRM_COLOR_DECODER_ENABLE		Not Available
CORACQ_PRM_EXT_TRIGGER_IGNORE_DELAY		Not Available
CORACQ_PRM_WB_GAIN	RGB	Min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_RED	RGB	Min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_GREEN	RGB	Min = 100000 max = 900000 step = 1
CORACQ_PRM_WB_GAIN_BLUE	RGB	Min = 100000 max = 900000 step = 1
CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE (*)		min = 0 max = 1 step = 1
CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE (*)		min = 0 max = 1 step = 1

CORACQ_PRM_EXT_TRIGGER_SOURCE_STR	 [0] = Automatic [1] = External Trigger #1 [2] = External Trigger #2 [3] = Board Sync #1 [4] = Board Sync #2 [5] = Software Trigger
CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE_STR	 [0] = Automatic [1] = Shaft Encoder Phase A [2] = Shaft Encoder Phase B [3] = Shaft Encoder Phase A & B [4] = Board Sync #1 [5] = Board Sync #2
CORACQ_PRM_VERTICAL_TIMEOUT_DELAY	Not Available
CORACQ_PRM_POCL_ENABLE	TRUE FALSE
CORACQ_PRM_SHAFT_ENCODER_DIRECTION	CORACQ_VAL_SHAFT_ENCODER_DIRECTION_IGNORE (0x00) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_FORWARD (0x01) CORACQ_VAL_SHAFT_ENCODER_DIRECTION_REVERSE (0x02)
CORACQ_PRM_LINE_TRIGGER_AUTO_DELAY	CORACQ_VAL_LINE_TRIGGER_AUTO_DELAY_DISABLE (0x0) CORACQ_VAL_LINE_TRIGGER_AUTO_DELAY_FREQ_MAX (0x2)
CORACQ_PRM_TIME_STAMP_BASE	CORACQ_VAL_TIME_BASE_US (0x1) CORACQ_VAL_TIME_BASE_LINE_VALID (0X4) CORACQ_VAL_TIME_BASE_LINE_TRIGGER (0X8) CORACQ_VAL_TIME_BASE_SHAFT_ENCODER (0X40) CORACQ_VAL_TIME_BASE_100NS (0x200)
CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE_STR	[0] = Disabled [1] = External Frame Trigger
CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE_STR	[0] = Disabled [1] = External Frame Trigger
CORACQ_PRM_SHAFT_ENCODER_ORDER	CORACQ_VAL_SHAFT_ENCODER_ORDER_AUTO (0X0) CORACQ_VAL_SHAFT_ENCODER_ORDER_DROP_MULTIPLY (0X1) CORACQ_VAL_SHAFT_ENCODER_ORDER_MULTIPLY_DROP (0X2)
	* For auto mode, the order is multiply/drop.
CORACQ_PRM_CAM_FRAMES_PER_TRIGGER	Not Available
CORACQ_PRM_LINE_INTEGRATE_TIME_BASE	CORACQ_VAL_TIME_BASE_NS (0X80)

Table 10: VIC Related Parameters

ACQ Related Parameters

Parameter		Values
CORACQ_PRM_LABEL		Camera Link HS Mono
CORACQ_PRM_EVENT_TYPE		CORACQ_VAL_EVENT_TYPE_START_OF_FRAME CORACQ_VAL_EVENT_TYPE_END_OF_FRAME CORACQ_VAL_EVENT_TYPE_END_OF_FRAME CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER CORACQ_VAL_EVENT_TYPE_VERTICAL_SYNC CORACQ_VAL_EVENT_TYPE_FRAME_LOST CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW CORACQ_VAL_EVENT_TYPE_DATA_OVERFLOW CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_IGNORED CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER_TOO_SLOW CORACQ_VAL_EVENT_TYPE_LINK_ERROR CORACQ_VAL_EVENT_TYPE_SHAFT_ENCODER_REVERSE_COUNT_OVERFLOW CORACQ_VAL_EVENT_TYPE_LINE_TRIGGER_TOO_FAST
CORACQ_PRM_EVENT_TYPE_EX		CORACQ_VAL_EVENT_TYPE_LINK_LOCK CORACQ_VAL_EVENT_TYPE_LINK_UNLOCK CORACQ_VAL_EVENT_TYPE_CAMERA_MISSED_TRIGGER CORACQ_VAL_EVENT_TYPE_CAMERA_OVERRUN
CORACQ_PRM_SIGNAL_STATUS		CORACQ_VAL_SIGNAL_HSYNC_PRESENT CORACQ_VAL_SIGNAL_VSYNC_PRESENT CORACQ_VAL_SIGNAL_POWER_PRESENT CORACQ_VAL_SIGNAL_POCL_ACTIVE CORACQ_VAL_SIGNAL_LINK_LOCK CORACQ_VAL_SIGNAL_LANE1_LOCK CORACQ_VAL_SIGNAL_LANE2_LOCK CORACQ_VAL_SIGNAL_LANE3_LOCK CORACQ_VAL_SIGNAL_LANE5_LOCK CORACQ_VAL_SIGNAL_LANE6_LOCK CORACQ_VAL_SIGNAL_LANE6_LOCK
CORACQ_PRM_FLAT_FIELD_ENABLE		Not Available
CORACQ_PRM_TIME_STAMP		Available
CORACQ_CAP_SERIAL_PORT_INDEX		Not Available
CORACQ_PRM_IMAGE_FILTER_ENABLE		TRUE FALSE
CORACQ_PRM_IMAGE_FILTER_KERNEL_SIZE	Mono RGB	CORACQ_VAL_IMAGE_FILTER_KERNEL_SIZE_3x3 (0x4) CORACQ_VAL_IMAGE_FILTER_KERNEL_SIZE_4X3 (0x80004)
CORACQ_PRM_IMAGE_FILTER_SELECT		min = 0 max = 1 step = 1
CORACQ_CAP_IMAGE_FILTER_KERNEL_VALUE	Mono	min = -32768 max = 32767 step = 1
	RGB	min = -131072 max = -131071 step = 1
CORACQ_CAP_IMAGE_FILTER_KERNEL_DIVISOR		16384

Table 11: Acquisition Related Parameters

Transfer Related Parameters

Parameter	Values
CORXFER_PRM_EVENT_TYPE CORXFER_PRM_EVENT_TYPE_EX	CORXFER_VAL_EVENT_TYPE_START_OF_FRAME CORXFER_VAL_EVENT_TYPE_END_OF_FRAME CORXFER_VAL_EVENT_TYPE_END_OF_LINE CORXFER_VAL_EVENT_TYPE_END_OF_NLINES CORXFER_VAL_EVENT_TYPE_END_OF_TRANSFER
CORXFER_PRM_START_MODE	CORXFER_VAL_START_MODE_ASYNCHRONOUS (0x0) CORXFER_VAL_START_MODE_SYNCHRONOUS (0x1) CORXFER_VAL_START_MODE_HALF_ASYNCHRONOUS (0x2) CORXFER_VAL_START_MODE_SEQUENTIAL (0x3)
CORXFER_PRM_CYCLE_MODE	CORXFER_VAL_CYCLE_MODE_ASYNCHRONOUS (0x0) CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_WITH_TRASH (0x2) CORXFER_VAL_CYCLE_MODE_OFF (0x3) CORXFER_VAL_CYCLE_MODE_SYNCHRONOUS_NEXT_EMPTY_WITH_TRASH (0x5)
CORXFER_PRM_FLIP	CORXFER_VAL_FLIP_OFF (0x0) CORXFER_VAL_FLIP_VERT (0x2)
CORXFER_PRM_INT_BUFFERS	* Depends on acquired image size. By default driver will optimize the number of on-board buffers.
CORXFER_PRM_EVENT_COUNT_SOURCE	CORXFER_VAL_EVENT_COUNT_SOURCE_DST (0x1) CORXFER_VAL_EVENT_COUNT_SOURCE_SRC (0x2)
CORXFER_PRM_BUFFER_TIMESTAMP_MODULE	CORXFER_VAL_BUFFER_TIMESTAMP_MODULE_ACQ (0x1) CORXFER_VAL_BUFFER_TIMESTAMP_MODULE_XFER (0x13)
CORXFER_PRM_BUFFER_TIMESTAMP_EVENT (ACQ Related)	CORACQ_VAL_EVENT_TYPE_START_OF_FRAME (0x80000) CORACQ_VAL_EVENT_TYPE_EXTERNAL_TRIGGER (0x1000000)
CORXFER_PRM_BUFFER_TIMESTAMP_EVENT (XFER Related)	CORXFER_VAL_EVENT_TYPE_END_OF_FRAME (0x800000)
CORXFER_PRM_LINE_MERGING	CORXFER_VAL_LINE_MERGING_AUTO (0x0) CORXFER_VAL_LINE_MERGING_OFF (0x2)

Table 12: Transfer Related Parameters

General Outputs #1: Related Capabilities (for GIO Module #0)

Outputs available on connector J1 and J4.

Capability	Values
CORGIO_CAP_IO_COUNT	8 I/Os
CORGIO_CAP_DIR_OUTPUT	0xff
CORGIO_CAP_DIR_TRISTATE	0xff
CORGIO_CAP_EVENT_TYPE	Not Available
CORGIO_CAP_READ_ONLY	0x03 (* depends on strobe outputs reserved for acquisition device)

Table 13: GIO-0 Related Capabilities

General Outputs #1: Related Parameters (for GIO Module #0)

Parameter	Values
CORGIO_PRM_LABEL	General Outputs #1
CORGIO_PRM_DEVICE_ID	0
CORGIO_PRM_OUTPUT_TYPE	CORGIO_VAL_OUTPUT_TYPE_LVTTL (0x20)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_1 (0x1)

Table 14: GIO-0 Related Parameters

General Inputs #1: Related Capabilities (for GIO Module #1)

Inputs available on connector J1 and J4.

Capability	Values
CORGIO_CAP_IO_COUNT	4 I/Os
CORGIO_CAP_DIR_OUTPUT	0x0
CORGIO_CAP_DIR_TRISTATE	0x0
CORGIO_CAP_EVENT_TYPE	CORGIO_VAL_EVENT_TYPE_RISING_EDGE (0x1) CORGIO_VAL_EVENT_TYPE_FALLING_EDGE (0x2)
CORGIO_CAP_READ_ONLY	0x03 (* depends on external trigger inputs reserved for acquisition device)

Table 15: GIO-1 Related Capabilities

General Inputs #1: Related Parameters (for GIO Module #1)

Parameter	Values
CORGIO_PRM_LABEL	General Inputs #1
CORGIO_PRM_DEVICE_ID	1
CORGIO_PRM_INPUT_LEVEL	CORGIO_VAL_INPUT_LEVEL_TTL (0x1) CORGIO_VAL_INPUT_LEVEL_422 (0x2) CORGIO_VAL_INPUT_LEVEL_24VOLTS (0x8) CORGIO_VAL_INPUT_LEVEL_12VOLTS (0x40)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_1 (0x1)

Table 16: GIO-1 Related Parameters

Bidirectional General I/Os: Related Capabilities (for GIO Module #2)

These I/Os are available on connector J5

Capability	Values
CORGIO_CAP_IO_COUNT	8 I/Os
CORGIO_CAP_DIR_OUTPUT	0xff
CORGIO_CAP_DIR_TRISTATE	0xff
CORGIO_CAP_EVENT_TYPE	Not Available
CORGIO_CAP_READ_ONLY	0x03 (* depends on board syncs reserved for acquisition device)

Table 17: GIO-2 Related Capabilities

Bidirectional General I/Os: Related Parameters (for GIO Module #2)

Parameter	Values
CORGIO_PRM_LABEL	Bidirectional General I/Os #1
CORGIO_PRM_DEVICE_ID	2
CORGIO_PRM_OUTPUT_TYPE	CORGIO_VAL_OUTPUT_TYPE_LVTTL (0x20)
CORGIO_PRM_INPUT_LEVEL	CORGIO_VAL_INPUT_LEVEL_LVTTL (0x20)
CORGIO_PRM_CONNECTOR	CORGIO_VAL_CONNECTOR_2 (0x2)

Table 18: GIO-2 Related Parameters

Sapera Servers and Resources

A Sapera Server is an abstract representation of a physical device like a frame-grabber or camera. When using the SapAcquisition or SapAcqDevice constructors, the location parameter specifies the server to use to create the object. Use the Sapera Configuration utility to find the names and indices of all Sapera servers in your system.

In Sapera LT all frame grabbers are configured using the SapAcquisition class. All CLHS cameras are GenCP compliant and are configured in Sapera LT using the SapAcqDevice class.



Note: Currently, CLHS cameras do not have their own server, therefore it is available under the Xtium_CLHS server. For example, in CamExpert the Xtium server displays both the frame grabber and camera resources.

The following table describes the Xtium-CLHS PX8 board

Servers	Resources			
Name	Туре	Name	Index	Description
Xtium-CLHS_PX8_1	Acquisition	Camera Link HS Mono	0	CLHS Mono Camera
		Camera Link HS Color RGB	1	CLHS RGB Camera
All	GIO	General Outputs #1	0	8 General Outputs
		General Inputs #1	1	4 General Inputs
		Bidirectional General I/Os #1	2	8 Bidirectional General I/Os

Table 19: Xtium-CLHS PX8 - Servers and Resources

Windows Embedded 7 Installation

Windows Embedded 7 is not officially supported by Teledyne DALSA due to the number of possible configurations. However, Sapera LT and other Teledyne DALSA products should function properly on the Windows Embedded 7 platform provided that the required components are installed.

Teledyne DALSA provides answer files (.xml) for use during Windows Embedded 7 installation that install all necessary components for running Sapera LT 32-bit or 64-bit versions (SDK or Runtime), Sapera Processing 32-bit or 64-bit versions (SDK or Runtime), and Teledyne DALSA frame grabbers.

For each platform (32 or 64-bit), the answer file provided is:

 SaperaFrameGrabbers.xml: Configuration for Sapera LT, Sapera Processing and Teledyne DALSA frame grabbers

The file is located in the following directory dependent on the platform used:

<Install Directory>\Sapera\Install\Win7_Embedded\Win32 <Install Directory>\Sapera\Install\Win7_Embedded\Win64

The OS footprint for these configurations is less than 1 GB. Alternatively, the Windows Thin Client configuration template provided by Microsoft in the Windows Embedded 7 installation also provides the necessary dependencies for Sapera LT, and Teledyne DALSA frame grabbers (with an OS footprint of approximately 1.5 GB).

If you are installing other applications on the Windows Embedded 7 platform, it is recommended that you verify which components are required, and if necessary, create a corresponding "Answer File".

For more information on performing dependency analysis to enable your application on Windows Embedded 7, refer to the Microsoft Windows Embedded 7 documentation.

Technical Specifications

Xtium-CLHS PX8 Board Specifications

Digital Video Input & Controls

Input Type	Camera Link HS Specifications Rev 1.0 compliant	
Common Pixel Formats	Camera Link HS for 8, 10, 12, 14 and 16-bit mono and 8-bit RGB	
Scanning	Area scan and Line scan	
Resolution	Horizontal Minimum: 32 Pixels per lane	
note: these are Xtium- CLHS PX8 maximums, not Camera Link HS specifications	Horizontal Maximum: 8-bits/pixel x 16k Pixels/line 16-bits/pixel x 8k Pixels/line	
	Vertical Minimum: 1 line	
	Vertical Maximum: up to 16,000,000 lines—for area scan sensors infinite line count—for linescan sensors	
Bit Transfer Rate	3.125 Gbps and 5 Gbps	
Image Buffer	Available with 1 GB	
Bandwidth to Host System	Approximately 3.4 GB/s (maximum obtained is dependent on firmware loaded and PC characteristics)	
Controls	Compliant with Teledyne DALSA Trigger-to-Image Reliability framework	
	Comprehensive event notifications	
	Timing control logic for camera triggers and strobe signals	
	4 opto-coupled general inputs where 2 are shared acquisition trigger inputs (RS-422/TTL/12V/24V)	
	Trigger inputs are programmable as active high or low (edge or level trigger, at maximum input frequency of 100 KHz)	
	External trigger latency less than 100 nsec	
	8 LVTTL general Outputs where 1 is shared as Strobe Output	
	Quadrature (phase A & B) shaft encoder inputs for external web synchronization: RS-422 input maximum frequency is 5 MHz	
	Supports camera Data Forwarding up to 5 additional boards	
	Supports multi-camera synchronization of 2 to 4 boards	
	I/O available on a DH60-27P connector (J1) and on 26-pin SHF-113-01-L-D-RA (J4)	
Processing	3x3 Image Filter (Convolution)	
Dependent on user	4x3 Color Calibration Filter	
loaded firmware	Output Lookup Table	
configuration	Bayer Mosaic Filter Contact Teledyne DALSA for availability.	

Table 20: Board Specifications

Host System Requirements

Xtium-CLHS PX8 Dimensions

Approximately 4 in. (10 cm) wide by 4 in. (10 cm) high

General System Requirements for the Xtium-CLHS PX8

- PCI Express Gen2 x8 slot compatible; (will work in Gen1 x8 slot with reduced bandwidth to host)
- On some computers the Xtium-CLHS PX8 may function installed in a x16 slot. The computer documentation or direct testing by the user is required.
- Xtium-CLHS PX8 operates correctly when installed in a multi-processor system (including Hyper-Threading multi-core processors).

Operating System Support

Windows 7, Windows 8 and Windows 10, each in either 32-bit or 64-bit

Environment

Ambient Temperature:	10° to 50°C (operation) -40° to 75°C (storage)
Relative Humidity:	5% to 90% non-condensing (operating) 0% to 95% (storage)
MTBF @40°C	36.4 years

Table 21: Environment Specifications



Note: Ensure adequate airflow for proper functioning of the board across the entire temperature range of $10 - 50^{\circ}$ C. We recommend airflow measuring 80 LFM (linear feet per minute) across the surface of the board.

Power Requirements while grabbing

+3.3V:	0.133A
+12V:	1.325A

Table 22: Power Specifications

EMI Certifications



EC & FCC DECLARATION OF CONFORMITY

We:

Teledyne DALSA inc. 880 Rue McCaffrey St-Laurent, Québec Canada H4T 2C7

Declare under sole legal responsibility that the following products conform to the protection requirements of council directive 2004/108/EC (2014/30/EU after April 2016) on the approximation of the laws of member states relating to electromagnetic compatibility and are CE-marked accordingly:

Xtium-CLHS PX8

The products to which this declaration relates are in conformity with the following relevant harmonized standards, the reference numbers of which have been published in the Official Journal of the European Communities:

EN55032 (2012)	Electromagnetic compatibility of multimedia equipment — Emission requirements
EN55011 (2009) with A1(2010)	Industrial, scientific and medical equipment — Radio-frequency disturbance characteristics — Limits and methods of measurement
EN 61326-1 (2013)	Electrical equipment for measurement, control and laboratory use - EMC requirements - Part 1: General requirements
EN 55024 (2010)	Information technology equipment — Immunity characteristics — Limits and methods of measurement

Further declare under our sole legal responsibility that the product listed also conforms to the following international standards:

CFR 47	part 15 (2008), subpart B, for a class A product. Limits for digital devices	
ICES-003 Information Technology Equipment (ITE) - Limits and Methods of Meas		
CISPR 11	Industrial, scientific and medical equipment - Radio-frequency disturbance characteristics - Limits and methods of measurement	
CISPR 32 Electromagnetic compatibility of multimedia equipment - Emission requ		

Note: this product is intended to be a component of a larger system.

St-Laurent, Canada Location 2015-09-08 Date

Hank Helmond. Director, Quality Assurance

N SI-1

THIS IS AN UNCONTROLLED COPY OF A CONTROLLED DOCUMENT PRINTED 2/19/2015 11:33 AM The information contained herein is proprietary to TELEDYNE DALSA and is to be used solely for the purpose for which it is supplied. It shall not be disclosed in whole or in part, to any other party, without the express permission in writing by TELEDYNE DALSA.

Figure 19: EMI Certifications

Connector and Switch Locations

J4 J5 P1 J1 J1 J3 J3 J6 J2 V P2

Xtium-CLHS PX8 Board Layout Drawing

Figure 20: Board Layout

Connector / LED Description List


The following table lists components on the Xtium-CLHS PX8 board. Detailed information concerning the connectors/LEDs follows this summary table.

Location	Description	Location	Description
<u>]1</u>	External I/O Signals connector (DH60-27P)	<u> 35</u>	Multi Board Sync
<u>D1</u>	Boot-up/PCIe Status LED (refer to text)	<u> 17</u>	PC power to J1
<u>J3</u>	Camera Link HS Input Connector	P2	PCIe x8 computer bus connector (Gen2 compliant slot preferred)
<u>D3</u>	Camera Link HS status LED	P1	Reserved
<u>]4</u>	Internal I/O Signals connector (26-pin SHF-113-01-L-D-RA)	<u>J2</u>	Camera Link HS Output Connector (used for Data Forwarding)
<u>D6</u>	Data Forwarding status LED		

Table 23: Board Connector List

Connector and Switch Specifications

Xtium-CLHS PX8 End Bracket Detail






Figure 21: End Bracket Details

The hardware installation process is completed with the connection of a supported camera to the Xtium-CLHS PX8 board using a Camera Link HS cable (see "Camera Link HS Cables" on page 82).

- The Xtium-CLHS PX8 board supports one Camera Link HS camera output.
- Connect the camera to the J3 connector with a Camera Link HS cable.

Data Forwarding Setup

Distributed processing of high bandwidth image data is easily configured by inter-connecting multiple Xtium-CLHS boards. The following description and block diagram shows the simple physical setup. The user has total control to the actual distributed processing task divisions and algorithms.

- Connect a camera to <u>13</u> of the first Xtium-CLHS board installed in the first PC. This board is defined as the "Data Forwarding Master".
- Using a second Camera Link HS cable, connect <u>J2</u> of the Data Forwarding Master Xtium-CLHS board to J3 of second Xtium-CLHS installed in a separate computer or the same as the first Xtium if it can manage the processing. This second board is defined as the "Data Forwarding Slave #1".
- Camera Link HS cables used to interconnect Xtium-CLHS boards could be up to 15 meters.
- Optionally, the J2 connector of the Data Forwarding Slave #1 Xtium-CLHS board can connect to J3 of a third Xtium-CLHS ("Data Forwarding Slave #2").
- The number of Data Forwarding Slave boards should not exceed 5, for a total of 6 boards. The Xtium CLHS boards can either have separate computers or share computers dependent on the distributed processing requirements.
- The Xtium-CLHS driver will automatically detect whether a board is connected to a camera (becoming the Data Forwarding Master) or is connected to forwarded data (becoming a Data Forwarding Slave).
- Each Data Forwarding Slave board has full control of the camera data portion transferred to the host computer for processing.
- The CORACQ_PRM_DATA_VALID parameter can be used in order for all frame grabbers to acquire the same triggered frames and/or lines. Once the parameter is enabled on the master frame grabber, a data valid signal is initiated by the master through the camera trigger message. The camera will then pass the data valid control in the video packets. On slave frame grabbers that also have the data valid enabled, only the video packets that have the data valid control enabled will be acquired.




Figure 22: Data Forwarding Block Diagram

Connecting to Dual Output CLHS Camera

Distributed processing of high bandwidth image data generated by Dual Output CLHS camera is easily configured by connecting the camera to multiple Xtium-CLHS boards. The following description and block diagram shows the simple physical setup. The user has total control to the actual distributed processing task divisions and algorithms.

- Connect camera output #1 to <u>13</u> of the first Xtium-CLHS board installed in the first PC. This board is defined as the "Master Frame Grabber".
- Using a second Camera Link HS cable, connect camera output #2 to <u>13</u> of a second Xtium-CLHS board installed in a separate computer or the same as the first Xtium if it can manage the processing. This second board is defined as the "Camera Slave Port Frame Grabber".
- The Camera Slave Port Frame Grabber must set CORACQ_VAL_CLHS_CONFIGURATION_CAM_PORT_SLAVE in the parameter CORACQ_PRM_CLHS_CONFIGURATION in order to configure the frame grabber as the one connected to a camera slave port. In this mode, camera controls are written via the Camera Master Port Frame Grabber only.
- Control of the data portion transferred on each camera output is controlled by the camera.
- The use of the CORACQ_PRM_DATA_VALID parameter can be used in order for all frame grabbers to acquire the same triggered frames and/or lines. Once the CORACQ_PRM_DATA_VALID is enabled on the master frame grabber, a data valid signal is initiated by the master frame grabber through the camera trigger message. The camera will then pass the data valid control in the video packets. On Camera Slave Port Frame Grabbers that also have the data valid enabled, only the video packets that have the data valid control enabled will be acquired.




Figure 23: Dual Camera Output Connection Block Diagram

Status LEDs Functional Descriptions

Three LED indicators, mounted on the board bracket, provide information on board and connection status as per the tables below.

D1: Boot-up/PCIe Status LED — Provides general board status information

D3: Camera Link HS status LED — Indicates data status for J3 when connected to a camera or when receiving forwarded data from another Xtium-CLHS system.

D6: Camera Link HS Forwarded Data status LED — Indicates connection status when the data forwarding connector J2 is connected to another Xtium-CLHS.

D1: Boot-up/PCIe Status LED

Color	State	Description	
Red	Solid	FPGA firmware not loaded	
Green	Solid	Normal FPGA firmware loaded, Gen2 speed, link width x8	
Green	Flashing	Normal FPGA firmware loaded, Gen1 speed, link width x8	
Vellow	Solid	Normal FPGA firmware loaded, Gen2 speed, link width not x8	
Yellow	Flashing	Normal FPGA firmware loaded, Gen1 speed, link width not x8	
Blue	Solid	Safe FPGA firmware loaded, Gen2 speed	
Blue	Flashing	Safe FPGA firmware loaded, Gen1 speed	
Red	Flashing	PCIe Training Issue – Board will not be detected by computer	

Table 24: D1 Boot-up/PCIe Status LED

D3: Camera Link HS Status LED (when a camera is connected)

The Xtium-CLHS PX8 implements the mandatory LED states defined by the Camera Link HS Specification v1.0 RC5. The first column – Priority, defines the signaling order when multiple events are reported simultaneously.

This LED status table reflects activity on input connector J3 when a camera is connected (i.e. the Xtium is the Data Forwarding Master).

Priority	LED State	State Name	Description
A	Off	NON_OP	Device not powered and/or waiting for software; No Hardware or the LED was commanded to the off state.
3	Constant Orange	FAR_END_RESET	The device at the Far End is holding this device in reset preventing any communication.
4	Flashing Orange	SYSTEM_INCOMPATIBILITY	The devices have established communication and determined that they are not interoperable.
5	Flashing Green	LOOKING_FOR_LINK	Hardware is fine, but connection not established or recently broken.
8	Constant Green	LINK_GOOD	Link established and data transfer may take place.

Table 25: Camera Link HS Status LED: J3 connected to output of a camera

D3: Camera Link HS Status LED (as Data Forwarding receiver)

When the Xtium-CLHS PX8 does not have a camera connected but is used as a Data Forwarding Slave, (i.e. the board receives data on J3 from another Xtium in a separate computer), the LED D3 describes these two additional conditions.

LED Color	State	Description
Green	Flashing	Connection not established on input connector J3
Green	Constant	Link established on input connector J3 and data transfer may take place.

Table 26: Camera Link HS Status LED: J3 connected to data forwarding output of another Xtium-CLHS PX8

D6: Data Forwarding Status LED

D6 defines the connection status for when the Camera Link HS output J2 is forwarding acquisition data to another Xtium-CLHS in a separate computer. Note that the Xtium-CLHS PX8 data forwarding feature is not part of the standard CLHS specifications.

LED Color	State	Description
Off	Constant	Connection not established on input connector J3 of the receiving Xtium-CLHS
Green	Constant	Link established with the receiving Xtium-CLHS and data transfer may take place.

Table 27: Data Forwarding Status LED

J2: Data Forwarding Connector



Note: The Data Forwarding connector on the Xtium-CLHS PX8 has the same specifications as the Camera Link HS camera connector (J3) defined in the AIA document "*Specifications of the Camera Link HS Interface Standard for Digital Cameras and Frame Grabbers" version 1.0 RC5*, ©2012 AIA. Typically there is no need to be concerned with the physical pinout of the connector or cables. Refer to their site <u>www.visiononline.org</u> for additional information.

J3: Camera Link HS Connector

i

Note: The Camera Link HS camera connector is defined in the AIA document "*Specifications of the Camera Link HS Interface Standard for Digital Cameras and Frame Grabbers" version 1.0 RC5*, ©2012 AIA. Typically there is no need to be concerned with the physical pinout of the connector or cables. Refer to their site <u>www.visiononline.org</u> for additional information.

J1: External I/O Signals Connector (Female DH60-27P)

J4: Internal I/O Signals Connector (26-pin SHF-113-01-L-D-RA)



Warning: J1 and J4 have the same pinout assignment. Signals are routed to both connectors directly from their internal circuitry. Therefore never connect both J1 and J4 to external devices at the same time.

Description	Pin #	Pin #	Description
Ground	1	15	General Input 3 (+)
RS-422 Shaft Encoder Phase A (-)	2	16	General Input 4 (+)
RS-422 Shaft Encoder Phase A (+) (<u>see note 3</u>)	3	17	General Input 4 (-)
Ground	4	18	General Input 3 (-)
RS-422 Shaft Encoder Phase B (-)	5	19	Power Output 5 Volts, 100mA max
RS-422 Shaft Encoder Phase B (+)	6	20	External Trigger Input 2 or General Input 2 (-)
External Trigger Input 1/General Input 1 (-)	7	21	General Output 3
External Trigger Input 1/General Input 1 (+)	8	22	General Output 4
External Trigger Input 2/General Input 2 (+)	9	23	General Output 5
Ground	10	24	General Output 6
Strobe 1 / General Output 1 (<u>See note 2</u>)	11	25	General Output 7
General Output 2	12	26	General Output 8
Ground	13	27	NC
Power Output 12 Volts, 350mA max (from Aux Power Connector, see J7)	14		

Table 28: DH60-27P/ SHF-113-01-L-D-RA Connector Signals

Note 1: General Inputs / External Trigger Inputs Specifications

Each of the four General Inputs are opto-coupled and able to connect to differential or single ended source signals. General Input 1 and 2 can also act as External Trigger Inputs. See "Board Information" user settings. These inputs generate individual interrupts and are read by the Sapera application. The following figure is typical for each Genera Input.




Figure 24: General Inputs Electrical Diagram

Input Details:

- Maximum input voltage is 26V.
- Maximum input signal frequency is 100 KHz.
- Each input has a 649-ohm series resistor on the opto-coupler input.
- The 0.01uF capacitor provide high frequency noise filtering.
- Minimum current is dependent on input voltage applied: Ioptoin(min) = (Voptoin 0.5)/649Ω
- The switch point is software programmable to support differential RS-422 or single ended TTL, 12V or 24V input signals.

For External Trigger usage:

- Input signal is "debounced" to ensure that no voltage glitch is detected as a valid transition. This debounce circuit time constant can be programmed from 1µs to 255µs. Any pulse smaller than the programmed value is blocked and therefore not seen by the board. If no debounce value is specified (value of 0µs), the minimum value of 1µs will be used.
- Refer to Sapera parameters: CORACQ_PRM_EXT_TRIGGER_SOURCE CORACQ_PRM_EXT_TRIGGER_ENABLE CORACQ_PRM_EXT_TRIGGER_LEVEL CORACQ_PRM_EXT_FRAME_TRIGGER_LEVEL CORACQ_PRM_EXT_TRIGGER_DETECTION CORACQ_PRM_EXT_TRIGGER_DURATION
- See also *.cvi file entries: External Trigger Level, External Frame Trigger Level, External Trigger Enable, External Trigger Detection.
- External Trigger Input 2 used for two pulse external trigger with variable frame length line scan acquisition.

Trigger Signal Total Delay




Figure 25: External Trigger Input Validation & Delay

Let	t(et) = time of external trigger in μ s
	t(oc) = time opto-coupler takes to change state (time varies dependent on input voltage)
	t(d) = user set debounce duration from 1 to 255µs
	$t(vt) = time of validated trigger in \mu s$

Table 29: External Trigger Timing Specifications


	Note: Teledyne DALSA recommends using the fastest transition to minimize the time it takes for the opto-coupler to change state.

If the duration of the external trigger is > t(oc) + t(d), then a valid acquisition trigger is detected.

It is possible to emulate an external trigger using the software trigger which is generated by a function call from an application.

Trigger Level	Switch Point	Propagation Delay t(oc) (rising edge signal↑)	Propagation Delay t(oc) (falling edge signal↓)
RS-422	1.6V	1.75 μs	5.5 μs
TTL	1.6V	1.75 μs	5.5 μs
12V	6V	2.6 μs	2.6 μs
24V	12V	1.9 μs	3.1 μs

Table 30: Input Switching Points and Propagation Delay



Block Diagram: Connecting External Drivers to General Inputs on J1

Figure 26:External Signals Connection Diagram

External Driver Electrical Requirements

The Xtium-CLHS allows user selected (software programmable) input switching points to support differential (RS-422) input signals and single ended (TTL, 12V or 24V) input signals. The following table defines the external signal voltage requirements from the driver circuits connected to the Xtium external inputs.

Input Level	Description	MIN	MAX
RS-422	Output Voltage High (V_{OH})	2.4 V	13.0 V
K3-422	Output Voltage Low (V _{OL})	-2.4 V	-13.0 V
TTL	Output Voltage High (V_{OH})	2.4 V	5.5 V
115	Output Voltage Low (V_{OL})	0 V	0.8 V
12V	Output Voltage High (V_{OH})	9 V	13.2 V
12.0	Output Voltage Low (V_{OL})	0 V	3 V
24V	Output Voltage High (V_{OH})	18 V	26.4 V
240	Output Voltage Low (V_{OL})	0 V	6 V

Note 2: General Outputs /Strobe Output Specifications

Each of the four General Outputs are TTL (3.3V) compatible. General Output 1 also functions as the Strobe Output controlled by Sapera strobe control functions. See "Board Information" user settings. The following figure is typical for each General Output.





Figure 27: General Outputs Electrical Diagram

Output Details:

- Each output has a 75-ohm series resistor
- The 2 diodes protects the LVTTL buffer against overvoltage
- Each output is a tri-state driver, enabled by software
- Minimum guaranteed output current is +/- 24mA @ 3.3V
- Maximum output current is 50mA
- Maximum short circuit output current is 44mA
- Minimum voltage for output level high is 2.4V, while maximum voltage for output low is 0.55V
- Maximum output switching frequency is limited by driver and register access on the PCIe bus.

For Strobe Usage:

- Refer to Sapera Strobe Methods parameters: CORACQ_PRM_STROBE_ENABLE CORACQ_PRM_STROBE_POLARITY CORACQ_PRM_STROBE_LEVEL CORACQ_PRM_STROBE_METHOD CORACQ_PRM_STROBE_DELAY CORACQ_PRM_STROBE_DURATION
- See also *.cvi file entries: Strobe Enable, Strobe Polarity, Strobe Level, Strobe Method, Strobe Delay, Strobe Duration.






Figure 28:Output Signals Connection Diagram

External Receiver Electrical Requirements

- Xtium General Outputs are standard TTL logic levels.
- External receiver circuits must be compatible to TTL signals.

Xtium PX8 Output Level	Description	MIN	MAX
TTL	Output Voltage High (V _H)	2.0 V	_
	Output Voltage Low (V _L)	_	0.8 V

Note 3: RS-422 Shaft Encoder Input Specifications

Dual Quadrature Shaft Encoder Inputs (phase A and phase B) connect to differential signals (RS-422) or single ended signals. The figure below shows the simplified representation of these inputs.




Figure 29: RS-422 Shaft Encoder Input Electrical Diagram

- RS-422 differential line receiver used is am26lv32.
- Input signals must meet the following
 - Maximum differential input voltage is +/- 7V.
 - Minimum differential voltage level is +/- 200mV.
- Both inputs have a 100-ohm differential resistor.
- Maximum input signal frequency is 10 MHz.
- The Xtium-CLHS provides ESD filtering on-board.
- See "Line Trigger Source Selection for Line scan Applications" on page 42 for more information.
- Refer to Sapera parameters: CORACQ_PRM_SHAFT_ENCODER_ENABLE CORACQ_PRM_SHAFT_ENCODER_DROP or refer to CORACQ_PRM_EXT_LINE_TRIGGER_ENABLE CORACQ_PRM_EXT_LINE_TRIGGER_DETECTION CORACQ_PRM_EXT_LINE_TRIGGER_LEVEL (fixed at RS-422) CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE
- See also *.cvi file entries: Shaft Encoder Enable, Shaft Encoder Pulse Drop, or see External Line Trigger Enable, External Line Trigger Detection, External Line Trigger Level, External Line Trigger Source.
- For TTL single ended signals, connect a bias voltage to the RS-422 (-) input to ensure correct detection of the logic state of the signal connected to the RS-422 (+) input. See the following section for connection methods.




Figure 30:External RS-422 Signals Connection Diagram

Note 3.2: Interfacing to a TTL (also called Push-Pull) Output





Figure 31: Interfacing TTL to RS-422 Shaft Encoder Inputs


- The graphic shows a single-ended driver signal interfaced to the RS-422 input.
- RS-422 (-) input is biased to a DC voltage of +2 volts.
- This guarantees that the TTL signal connected to the RS-422 (+) input will be detected as a logic high or low relative to the (-) input.

- The TTL shaft encoder ground, the bias voltage ground, and the Xtium-CL PX4 computer system ground must be connected together.
- DC voltage for the RS-422 (-) input can be generated by a resister voltage divider.
- Use a single battery cell if this is more suitable to your system.

Note 3.3: Interfacing to a Line Driver (also called Open Emitter) Output



Note 3.4: Interfacing to an Open Collector Output



J5: Multi-Board Sync / Bi-directional General I/Os

There are 8 bi-directional General I/Os that can be interconnected between multiple boards. These bi-directional I/Os can be read/written by Sapera application. Bi-directional General I/Os no.1 and no.2 also can also act as the multi-board sync I/Os.

The multi-board sync feature permits interconnecting multiple Xtium boards to synchronize acquisitions to one or two triggers or events. The trigger source origin can be either an external signal or a software control signal. The board sending the trigger(s) is the "Sync Master" board, while the one or more boards receiving the control signal(s) are "Sync Slaves".

Setup of the boards is done either by setting parameters via a Sapera application or by using CamExpert to configure two camera files (.ccf). For testing purposes, two instances of CamExpert (one for each board) can be run on the system where the frame grabbers are installed.

Hardware Preparation

 Interconnect two, three, or four Xtium boards via their J5 connector using the OR-YXCC-BSYNC20 cable (for 2 boards) or the OR-YXCC-BSYNC40 cable (see Board Sync Cable Assembly OR-YXCC-BSYNC40 for 3 or 4 boards).

Configuration via Sapera Application Programming

- Sync Master Board Software Setup: Choose one Xtium as "Sync Master". The Sapera parameter CORACQ_PRM_BOARD_SYNC_OUTPUT1_SOURCE and/or CORACQ_PRM_BOARD_SYNC_OUTPUT2_SOURCE select the signal(s) to send to the "Sync Slave" boards.
- Other sync master board parameters are set as for any external trigger application, such as External Trigger enable, detection, and level. See Sapera documentation for more details.
- Sync Slave Board Software Setup: The Sapera parameter CORACQ_PRM_EXT_TRIGGER_SOURCE and/or CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE are set to Board Sync #1 or #2.

Configuration via Sapera CamExpert

 Start the first instance of CamExpert and select one installed Xtium board to be the sync master. As shown in the following image, this board is configured to use an external trigger on input #1.

Parameters		×
Category	Parameter	Value
Basic Timing	External Trigger	Enable
Advanced Control	External Trigger Detection	Rising Edge
External Trigger	External Trigger Level	TTL
	External Trigger Source	External Trigger #1
Image Buffer and ROI	External Trigger Minimum Duration (in us)	0
	Frame Count per External Trigger	1
	External Trigger Delay	0
	External Trigger Delay Time Base	nanoseconds
	External Trigger Ignore Delay	0

• The **Sync Master Xtium board** is also configured to output the external trigger on board sync #1, as shown in the following image.

Parameters		
Category	Parameter	Value
Basic Timing	Internal Frame Trigger	Disabled
Advanced Control	Internal Frame Trigger Frequency (in Hz)	30
External Trigger	Camera Control method selected	Camera Trigger
	Time Integration Method Setting	None
Image Buffer and ROI	Camera Trigger Method Setting	Method 1
	Camera Control During Readout	Not Supported
	Strobe Method Setting	None
	Time Stamp Base	microseconds
	Board Sync Output 1 Source	External Frame Trigger
	Board Sync Output 2 Source	Disabled
	CC1	Not Used
	CC2	Not Used
	CC3	Not Used
	CC4	Not Used

• The **Sync Slave Xtium board** is configured to receive its trigger on the board sync signal. As an example the following image shows the Xtium board configured for an external sync on board sync #2.

Parameters		
Category	Parameter	Value
Basic Timing	External Trigger	Enable
dvanced Control	External Trigger Detection	Rising Edge
External Trigger	External Trigger Level	TTL
	External Trigger Source	Board Sync #2
mage Buffer and ROI	External Trigger Minimum Duration (in us)	0
	Frame Count per External Trigger	1
	External Trigger Delay	0
	External Trigger Delay Time Base	nanoseconds
	External Trigger Ignore Delay	0

 Test Setup: Start the acquisition on all slave boards. The acquisition process is now waiting for the control signal from the master board. Trigger master board acquisition and the acquisition start signal is sent to each slave board.

J7: Power Connector

DC Power Details



Warning: Never remove or install any hardware component with the computer power on. Never connect a power cable to J7 when the computer is powered on.

- Connect a computer 6-pin PCI Express power connector to J7 to supply DC power to connector J1/J4. Older computers may need a power cable adapter (see Power Cable Assembly OR-YXCC-PWRY00).
- The 12 Volt can supply up to 6W to J1 or J4. Note that J1 and J4 have a 500 mA re-settable fuse on the board. If the fuse trips open, turn off the host computer power. When the computer is powered again, the fuse is automatically reset.

Cables & Accessories

The following cables and accessories are available for purchase via third party vendors or Teledyne DALSA. Contact sales for information.

Camera Link HS Cables

In general, a CX4 compliant cable assembly is acceptable for use as a CLHS interface cable with the exception that it must have a thumbscrew type junction shell. This cable assembly is primarily intended as a point-to-point interface of up to 15 meters.

A manufactured CX4 cable shall use the SFF-8470 multi-sourced connector as specified by the published standard "SFF-8470 Specification for Shielded High Speed Serial Multilane Copper Connector (Rev 3.3 April 3, 2006 or later)".

For additional information on cables and their specifications, visit the following web sites and search for "Camera Link HS" cables:

Components Express	http://www.componentsexpress.com/
Nortech Systems	http://www.intercon-1.com/intercon1/

Table 31: Camera Link HS Cable Suppliers

DH40-27S Cable to Blunt End (OR-YXCC-27BE2M1, Rev B1)

Cable assembly consists of a 2000 mm (\sim 6 ft.) blunt end cable to mate to Xtium external connector J1. Note: The applicable wiring color code table is included with the printed Product Notice shipped with the cable package — no other wiring table should be used.

Important: Cable part number OR-YXCC-27BE2M0 rev.3 is obsolete and should not be used with any Xtium series boards.




Figure 32: DH60-27P Cable No. OR-YXCC-27BE2M1 Detail



Figure 33: Photo of cable OR-YXCC-27BE2M1

DH40-27S Connector Kit for Custom Wiring

Teledyne DALSA makes available a kit comprised of the DH40-27S connector plus a screw lock housing package, for clients interested in assembling their own custom I/O cable. Order part number "OR-YXCC-H270000", (package as shown below).




Table 32: OR-YXCC-H270000 Custom Wiring Kit

Cable assemblies for I/O connector J4

Flat ribbon cables for connecting to J4 can be purchased from Teledyne DALSA or from third part suppliers, as described below.

Teledyne DALSA I/O Cable (part #OR-YXCC-TIOF120)

Contact Teledyne DALSA Sales to order the 12 inch (\sim 30cm) I/O cable with connectors on both ends, as shown in the following picture.




Figure 34: I/O Cable #OR-YXCC-TIOF120

Third Party I/O Cables for J4

Suggested third party cables are available from SAMTEC. Below are two examples:

- Connector to connector (FFSD-13-D-xx.xx-01-N)
- Connector to blunt end (FFSD-13-S-xx.xx-01-N)
- Note: xx.xx denotes length, where 06.00 is a 6 inch (~15 cm) length cable
- URL: <u>http://cloud.samtec.com/catalog_english/FFSD.PDF</u>

Board Sync Cable Assembly OR-YXCC-BSYNC40

This cable connects 3 to 4 Xtium boards for the board sync function as described in section J5: Multi-Board Sync / Bi-directional General I/Os. For a shorter 2 board cable, order cable assembly OR-YXCC-BSYNC20.

For a third part source of cables, see <u>http://cloud.samtec.com/catalog_english/FFSD.PDF</u>.




Figure 35: Photo of cable OR-YXCC-BSYNC40

Power Cable Assembly OR-YXCC-PWRY00

When the Xtium-CLHS PX8 supplies power to external devices via the J1/J4 I/O connector, PC power must be connected to the Xtium external power source connector (J7).

Recent computer power supplies provide multiple 6-pin power source connectors for PCI Express video cards, where one is connected to J7 on the Xtium-CLHS. But if the computer is an older model, this power supply adapter converts 2 standard 4-pin large power connectors to a 6-pin power connector.




Figure 36: Photo of cable assembly OR-YXCC-PWRY00

This is an industry standard adapter cable which can be purchased from Teledyne DALSA.

Camera Link HS Interface



Camera Link HS Overview

Note: The following text is extracted from the AIA document "*Specifications of the Camera Link HS Interface Standard for Digital Cameras and Frame Grabbers" version 1.0 RC5*, ©2012 AIA. Refer to their site <u>www.visiononline.org</u> for additional information.

Camera Link HS (CLHS) is a global standard defining the communications between a camera and a frame grabber. The CLHS standard offers high performance control functions and scalable data transfer bandwidths between the camera and frame grabber. The data transmission technology employed in CLHS is available from multiple suppliers and has roadmaps to higher bit rates driven by the telecom market. The use of widely used technology guarantees a low component cost and long term supply for machine vision customers.

The packet based protocol used in CLHS is machine vision specific, thus delivering the high image reliability needed in modern machine vision systems. CLHS Messages are defined independent of the physical layer, allowing CLHS to adopt new physical layers as they become available.

Currently CLHS employs simple 8b/10b technology in the M-Protocol and the XAUI-64/66 encoding for the X-Protocol. CLHS supports real time triggers (Pulse) and General Purpose Input/Output (GPIO), using a priority methodology that results in CLHS having the lowest latency and jitter of any packet based protocol. Designed with forward error correction for real time messages, plus CRC and hardware based resend mechanisms for video and command packets, ensure data reliability.

Rights and Trademarks

The AIA, as sponsor of the Camera Link HS committee, owns the U.S. trademark registration for the Camera Link HS logo as a certification mark for the mutual benefit of the industry. Usage of the Camera Link HS logo with any product(s) implies compliancy with the Camera Link HS standard.



Contact Information

Sales Information

Visit our web site:	www.teledynedalsa.com/mv
Email:	mailto:info@teledynedalsa.com
Canadian Sales	
Teledyne DALSA — Head office 605 McMurray Road Waterloo, Ontario, Canada, N2V 2E9	Teledyne DALSA — Montreal office 880 Rue McCaffrey St. Laurent, Quebec, Canada, H4T 2C7
Tel: 519 886 6000 Fax: 519 886 8023	Tel: (514) 333-1301 Fax: (514) 333-1388
USA Sales	European Sales
Teledyne DALSA — Billerica office 700 Technology Park Drive Billerica, Ma. 01821	Teledyne DALSA GMBH Felix-Wankel-Str. 1 82152 Krailling, Germany
Tel: (978) 670-2000 Fax: (978) 670-2010	Tel: +49 – 89 89 – 54 57 3-80 Fax: +49 – 89 89 – 54 57 3-46
Asian Sales	
Teledyne DALSA Asia Pacific Ikebukuro East 13F 3-4-3 Higashi Ikebukuro, Toshima-ku, Tokyo, Japan Tel: +81 3 5960 6353 Fax: +81 3 5960 6354	Shanghai Industrial Investment Building Room G, 20F, 18 North Cao Xi Road, Shanghai, China 200030 Tel: +86-21-64279081 Fax: +86-21-64699430

Technical Support

Submit any support question or request via our web site:

Technical support form via our web page: Support requests for imaging product installations, Support requests for imaging applications

Camera support information

http://www.teledynedalsa.com/mv/support

Product literature and driver updates

Index

A

Acquisition and Control Unit 47 acquisition bandwidth 32 Acquisition events 47 acquisition module 47 acquisition parameters 37 ACUPlus 8 administrator 17 AUTORUN 12

B

Block Diagram 39 BoardInfo.txt 18, 29

С

cables 65 calibration information 30 camera configuration file 33 Camera file 44, 46 Camera Link 9, 65 Camera Link HS 65 camera timing 33 CamExpert 38, 44, 46 CamExpert parameters 34 computer administrator 11 Contiguous Memory 20 CORACQ_PRM_EXT_LINE_TRIGGER_DETECTION 77 CORACO PRM EXT LINE TRIGGER ENABLE 77 CORACQ_PRM_EXT_LINE_TRIGGER_LEVEL 77 CORACQ_PRM_EXT_LINE_TRIGGER_SOURCE 77 CORACQ_PRM_EXT_TRIGGER_DETECTION 72 CORACQ_PRM_EXT_TRIGGER_ENABLE 72 CORACQ_PRM_EXT_TRIGGER_LEVEL 72 CORACQ_PRM_SHAFT_ENCODER_DROP 77 CORACQ_PRM_SHAFT_ENCODER_ENABLE 77 CORACQ_PRM_SHAFT_ENCODER_LEVEL 77 CORACQ PRM STROBE DELAY 75 CORACQ PRM STROBE DURATION 75 CORACQ_PRM_STROBE_ENABLE 75 CORACQ PRM STROBE LEVEL 75 CORACQ_PRM_STROBE_METHOD 75 CORACQ_PRM_STROBE_POLARITY 75

D

Data Forwarding Master 69 Data Forwarding Slave 70 Data Overflow event 48 Data Transfer Engine 9 Device Manager 12, 18, 29 device report 18 driver upgrade 17

Ε

Embedded Windows answer files 60 End of Frame event 49 End of Transfer event 49 External Signals Connector 43, 45 External Signals Connector Bracket Assembly 43

F

failure - firmware upgrade 29 Firmware Loader 12 firmware revision 18 firmware selection 8 frame buffer 20, 45 Frame Lost event 48 Frame Sync 46 FRAME_RESET 45

I

image processing 7 Imaging drivers 28 installer response file 14, 15

L

launch.exe 12 LED indicators 69 Line Scan 8, 43 Log Viewer program 30

Μ

multi-board sync 80

0

out-of-memory error 20

Р

PCI bus latency 47 PCI Bus Number 27 PCI configuration registers 26 PCI configuration space 26, 29, 31 PCI conflict 29 Phase A 43 physical dimensions 62

Q

Quadrature Shaft Encoder 9

S

Sapera buffers allocation 20 Sapera CamExpert 31 Sapera CD-ROM 12, 17 Sapera configuration program 20 Sapera LT User's manual 12 Sapera messaging 20 scatter gather buffers 21 Scatter-Gather 9 shaft encoder 9, 43 software trigger 31, 73 Static electricity 11

Т

technical support 17, 18, 29, 30 transfer module 49 trigger 9, 43, 45

V

viewer program 30 virtual frame buffer 45 visual LED indicators 9

W

Web inspection 43 Windows Embedded 7 60 Windows operating system memory 21 workstation 17

